Sense amplifier control of a memory device

Details Sense amplifier control of a memory device Sense amplifier control of a memory device

1997-04-25

1999-09-28

Nelms, David

Static information storage and retrieval

Read/write circuit

Testing

365208, G11C 700

Patent

active

059599103

ABSTRACT:
A test mode of a memory device may be invoked that varies the sense amplifier clocking of the memory device as a function of manipulation of a control signal external to the memory device. At the appropriate logic state of a test mode enable signal, the test mode of the memory device is entered. Normal clocking of the sense amplifier is suspended during the test mode and the sense amplifier is clocked according to the transition of an external control signal from a first logic state to a second logic state. A predetermined period of time after the transition of the external control signal, the sense amplifier if clocked.

REFERENCES:
patent: 5455798 (1995-10-01), McClure
patent: 5455802 (1995-10-01), McClure
patent: 5485430 (1996-01-01), McClure
patent: 5521875 (1996-05-01), Callahan
patent: 5548560 (1996-08-01), Stephens, Jr. et al.
patent: 5579326 (1996-11-01), McClure
patent: 5615158 (1997-03-01), Ochoa et al.
patent: 5619466 (1997-04-01), McClure

Affiliated with

Also associated with

Rating

Sense amplifier control of a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sense amplifier control of a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier control of a memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-711296