Sense amplifier circuit for a semiconductor memory device

Details Sense amplifier circuit for a semiconductor memory device Sense amplifier circuit for a semiconductor memory device

1999-08-17

2000-02-29

Phan, Trong

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

365207, 365208, G11C 700

Patent

active

060317760

ABSTRACT:
A sense amplifier circuit for a semiconductor memory device. The sense amplifier of this invention has four more NMOS transistors than a conventional amplifier. The gate terminals of two of the NMOS transistors are connected to a write enable line. The gate terminals of the other two NMOS transistors are connected to a first and a second node point, which are in turn connected to a bit line and a complementary bit line, respectively. Through a feedback circuit provided by these four additional NMOS transistors, two of the NMOS transistors are switched on during a write cycle to provide a ground connection so that voltage level of the sense amplifier is rapidly pulled down. Since the latching speed of the sense amplifier is increased, the operating speed of the memory is increased, as well. In addition, partial writing of data can be avoided.

REFERENCES:
patent: 5546338 (1996-08-01), Proebsting
patent: 5986944 (1999-11-01), Merritt

Affiliated with

Also associated with

Rating

Sense amplifier circuit for a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sense amplifier circuit for a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier circuit for a semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-688945