Semiconductor wafer testing apparatus with a combined wafer alig

Material or article handling – Device for emptying portable receptacle – Nongravity type

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

41422201, 41422207, 414936, 414937, 414940, 25055944, 340674, 198394, 269903, 36447814, B65G 4907

Patent

active

060273011

ABSTRACT:
A semiconductor wafer testing apparatus has a work table on which a carrier containing semiconductor wafers to be checked is placed. The work table is equipped for combined wafer alignment and wafer code recognition while the wafers remain in their carrier in one position on the work table. The alignment is accomplished with a wafer flat zone aligner which has a pair of roller pins each coming in contact with circumferences of the wafers being stacked in the carrier through an open lower part of the carrier and an opening in the table. The wafer code recognition is accomplished with an optical character recognizer that moves up and down and forward and backward with respect to the carrier, and interposes between the wafers in the carrier so as to read out codes which are on each wafer. This combined automated work station helps prevent contamination of the wafers by an operator or by unnecessary handling of the wafers, and also reduces cycle time for the entire inspection process.

REFERENCES:
patent: 4859993 (1989-08-01), Kagami et al.
patent: 4938655 (1990-07-01), Asano
patent: 4987407 (1991-01-01), Lee
patent: 5183378 (1993-02-01), Asano et al.
patent: 5206627 (1993-04-01), Kato
patent: 5418382 (1995-05-01), Blackwood et al.
patent: 5504345 (1996-04-01), Bartunek et al.
patent: 5513948 (1996-05-01), Bacchi et al.
patent: 5551829 (1996-09-01), Jerolimov et al.
patent: 5743699 (1998-04-01), Ishihara
patent: 5853284 (1998-12-01), Ohzeki et al.
patent: 5880479 (1999-03-01), Wang

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor wafer testing apparatus with a combined wafer alig does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor wafer testing apparatus with a combined wafer alig, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor wafer testing apparatus with a combined wafer alig will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-515695

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.