Semiconductor wafer serving as master-slice with built-in additi

Details Semiconductor wafer serving as master-slice with built-in additi Semiconductor wafer serving as master-slice with built-in additi

1997-12-22

2000-06-27

Lintz, Paul R.

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

716 17, 716 16, 326 38, 326 40, 326 41, 326 47, 327108, G06F 1750, H01L 27118

Patent

active

060802057

ABSTRACT:
A master-slice for semi-custom-made integrated circuit devices includes standard cells arranged in rows and columns, and the standard cells are respectively associated with additional signal drivers; when logical inconsistency takes place between results of a back annotation and results of LSI tests due to time delay during propagation of signal lines, the additional signal drivers are selectively connected to the signal drivers of the standard cells so as to increase the current driving capability, thereby making the results of the LSI tests consistent with the results of the back annotation.

REFERENCES:
patent: 4140921 (1979-02-01), Balasubramanian et al.
patent: 4727266 (1988-02-01), Fujii et al.
patent: 4949275 (1990-08-01), Nonaka
patent: 5220216 (1993-06-01), Woo
patent: 5341041 (1994-08-01), El Gamal
patent: 5552721 (1996-09-01), Gould
patent: 5986468 (1999-11-01), Chan et al.
patent: 6002268 (1999-12-01), Sasaki et al.

Affiliated with

Also associated with

Rating

Semiconductor wafer serving as master-slice with built-in additi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor wafer serving as master-slice with built-in additi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor wafer serving as master-slice with built-in additi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1780791