Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-11-07
2009-10-20
Weiss, Howard (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE21665
Reexamination Certificate
active
07605420
ABSTRACT:
The semiconductor device which has a memory cell including the TMR film with which memory accuracy does not deteriorate, and its manufacturing method are obtained. A TMR element (a TMR film, a TMR upper electrode) is selectively formed in the region which corresponds in plan view on a TMR lower electrode in a part of formation area of a digit line. A TMR upper electrode is formed by 30-100 nm thickness of Ta, and functions also as a hard mask at the time of a manufacturing process. The interlayer insulation film formed from LT-SiN on the whole surface of a TMR element and the upper surface of a TMR lower electrode is formed, and the interlayer insulation film which covers the whole surface comprising the side surface of a TMR lower electrode, and includes LT-SiN is formed. The interlayer insulation film which covers the whole surface and includes SiO2is formed.
REFERENCES:
patent: 6556473 (2003-04-01), Saito et al.
patent: 6731535 (2004-05-01), Ooishi et al.
patent: 6900490 (2005-05-01), Asao et al.
patent: 6998665 (2006-02-01), Motoyoshi
patent: 2004/0188732 (2004-09-01), Fukuzumi
patent: 2004/0246777 (2004-12-01), Maejima et al.
patent: 2006/0054947 (2006-03-01), Asao et al.
patent: 2006/0261425 (2006-11-01), Suemitsu et al.
patent: 2002-110938 (2002-04-01), None
patent: 2003-086773 (2003-03-01), None
patent: 2003-174215 (2003-06-01), None
patent: 2003-218431 (2003-07-01), None
patent: 2003-243630 (2003-08-01), None
patent: 2004-055918 (2004-02-01), None
patent: 2004-193282 (2004-07-01), None
patent: 2004-296859 (2004-10-01), None
patent: 2004-296869 (2004-10-01), None
patent: 2004-349671 (2004-12-01), None
Furuta Haruo
Kuroiwa Takeharu
Matsuda Ryoji
Ueno Shuichi
Antonelli, Terry Stout & Kraus, LLP.
Jahan Bilkis
Renesas Technology Corp.
Weiss Howard
LandOfFree
Semiconductor tunneling magneto resistance device and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor tunneling magneto resistance device and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor tunneling magneto resistance device and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4085488