Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-04-25
2006-04-25
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
Reexamination Certificate
active
07033870
ABSTRACT:
A novel semiconductor structure and method for forming the same. The semiconductor structure includes (a) a gate layer, (b) a gate dielectric layer on the gate layer, (c) a semiconductor layer on the gate dielectric layer. The semiconductor layer is electrically insulated from the gate layer by the gate dielectric layer. The semiconductor layer includes (i) first and second channel regions in direct physical contact with the gate dielectric layer and (ii) first, second, and third source/drain regions. The first channel region is disposed between and in direct physical contact with the first and second source/drain regions. The second channel region is disposed between and in direct physical contact with the second and third source/drain regions. The first, second, and third source/drain regions are directly on the gate layer.
REFERENCES:
patent: 5003356 (1991-03-01), Wakai et al.
patent: 5038184 (1991-08-01), Chiang et al.
patent: 5614728 (1997-03-01), Akiyama
patent: 5656824 (1997-08-01), den Boer et al.
patent: 6197624 (2001-03-01), Yamazaki
patent: 6246070 (2001-06-01), Yamazaki et al.
patent: 6359320 (2002-03-01), Yamazaki et al.
patent: 6429059 (2002-08-01), Yamazaki et al.
patent: 6482684 (2002-11-01), Yamazaki
patent: 6838324 (2005-01-01), Yamazaki et al.
patent: 6906385 (2005-06-01), Moon et al.
patent: 2002/0068372 (2002-06-01), Kunii
patent: 2002/0130324 (2002-09-01), Song et al.
Capella Steven
International Business Machines - Corporation
Malsawma Lex H.
Smith Matthew
LandOfFree
Semiconductor transistors with reduced gate-source/drain... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor transistors with reduced gate-source/drain..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor transistors with reduced gate-source/drain... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3539711