Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2005-05-17
2005-05-17
Lamarre, Guy J. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C714S724000
Reexamination Certificate
active
06895548
ABSTRACT:
A semiconductor testing apparatus includes a test program memory for storing a test program, a measuring/deciding section for receiving the test program and supplying a test signal to the semiconductor device with a wait time set to a predetermined value and detecting an optimal value of a wait time, after an elapse of the wait time, based on a response signal outputted from the semiconductor device and effecting an OK/NG decision on the electrical characteristics of the semiconductor device based on a result of the measurement and, if the result of the decision is found to be “NG”, remeasuring the electrical characteristics of the semiconductor device under a newly set wait time and effecting such remeasurement on the electrical characteristics of the semiconductor device at each newly set wait time until the result of such decision becomes “OK”.
REFERENCES:
patent: 6263463 (2001-07-01), Hashimoto
patent: 10-90347 (1998-04-01), None
Katayama Motoyuki
Kitada Masatsugu
Kuramoto Akiyoshi
Nii Tatsuhisa
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Kerveros James C.
Lamarre Guy J.
LandOfFree
Semiconductor testing apparatus and method for optimizing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor testing apparatus and method for optimizing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor testing apparatus and method for optimizing a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3426044