Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Reexamination Certificate
2006-09-19
2006-09-19
Smith, Bradley K. (Department: 2891)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
C438S107000, C257S782000, C257SE23042
Reexamination Certificate
active
07109063
ABSTRACT:
The present invention provides techniques to fabricate build-up single or multichip modules. In one embodiment, this is accomplished by dispensing die-attach material in one or more pre-etched cavities on a substrate. A semiconductor die is then placed over each pre-etched cavity including the die-attach material by urging a slight downward pressure on the substrate such that an active surface of each placed semiconductor die is disposed across from the substrate and is further substantially coplanar with the substrate. The semiconductor die is then secured to the substrate by curing the die-attach material. A miniature circuit board, including one or more alternating layer of dielectric material and metallization structures, is then formed over the substrate and the active surface of each semiconductor die to electrically interconnect the semiconductor dies.
REFERENCES:
patent: 3903590 (1975-09-01), Yokogawa
patent: 4866501 (1989-09-01), Shanefield
patent: 5073814 (1991-12-01), Cole, Jr. et al.
patent: 5280192 (1994-01-01), Kryzaniwsky
patent: 5315486 (1994-05-01), Fillion et al.
patent: 5324687 (1994-06-01), Wojnarowski
patent: 5331203 (1994-07-01), Wojnarowski et al.
patent: 5432677 (1995-07-01), Mowatt et al.
patent: 5434751 (1995-07-01), Cole, Jr. et al.
patent: 5527741 (1996-06-01), Cole et al.
patent: 5546654 (1996-08-01), Wojnarowski et al.
patent: 5565706 (1996-10-01), Miura et al.
patent: 5745984 (1998-05-01), Cole, Jr. et al.
patent: 5757072 (1998-05-01), Gorowitz et al.
patent: 5808874 (1998-09-01), Smith
patent: 5837427 (1998-11-01), Hwang et al.
patent: 5841193 (1998-11-01), Eichelberger
patent: 5866952 (1999-02-01), Wojnarowski et al.
patent: 5936305 (1999-08-01), Akram
patent: 5975408 (1999-11-01), Goossen
patent: 6000127 (1999-12-01), Eifuku et al.
patent: 6057593 (2000-05-01), Iovdalsky et al.
patent: 6159767 (2000-12-01), Eichelberger
patent: 6175161 (2001-01-01), Goetz et al.
patent: 6181569 (2001-01-01), Chakravorty
patent: 6202298 (2001-03-01), Smith
patent: 6214642 (2001-04-01), Chen et al.
patent: 6228687 (2001-05-01), Akram et al.
patent: 6236109 (2001-05-01), Hsuan et al.
patent: 6239367 (2001-05-01), Hsuan et al.
patent: 6274391 (2001-08-01), Wachtler et al.
patent: 6350668 (2002-02-01), Chakravorty
patent: 6365438 (2002-04-01), Ishida et al.
patent: 6368896 (2002-04-01), Farnworth et al.
patent: 6389691 (2002-05-01), Rinne et al.
patent: 6423570 (2002-07-01), Ma et al.
patent: 6437240 (2002-08-01), Smith
patent: 6506664 (2003-01-01), Beyne et al.
patent: 6518163 (2003-02-01), Sakuyama et al.
patent: 6521530 (2003-02-01), Peters et al.
patent: 6555906 (2003-04-01), Wermer et al.
patent: 6617687 (2003-09-01), Akram et al.
patent: 6709897 (2004-03-01), Cheng et al.
patent: 6709898 (2004-03-01), Ma et al.
patent: 6734534 (2004-05-01), Vu et al.
patent: 6756662 (2004-06-01), Infantolino et al.
patent: 6867499 (2005-03-01), Tabrizi
patent: 6964881 (2005-11-01), Chua et al.
patent: 2002/0004257 (2002-01-01), Takaoka et al.
patent: 2004/0042190 (2004-03-01), Eng et al.
patent: 2004/0043533 (2004-03-01), Chua et al.
Micro)n Technology, Inc.
Smith Bradley K.
LandOfFree
Semiconductor substrate for build-up packages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor substrate for build-up packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor substrate for build-up packages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3602939