Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device – With lattice constant mismatch
Reexamination Certificate
2000-02-10
2002-05-21
Jackson, Jr., Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Heterojunction device
With lattice constant mismatch
C257S200000, C257S201000, C257S627000
Reexamination Certificate
active
06392257
ABSTRACT:
CROSS REFERENCE TO RELATED APPLICATION
The present application is related to U.S. patent application Ser. No. 09/273929 entitled “Method for Fabricating a Semiconductor Structure Having a Crystalline Alkaline Earth Metal Oxide Interface with Silicon,” filed Mar. 22, 1999, U.S. patent application No. 09/274268 entitled “Semiconductor Structure Having a Crystalline Alkaline Earth Metal Oxide Interface with Silicon,” filed Mar. 22, 1999, entitled “Semiconductor Substrate and Method for Preparing the Same,” filed concurrently herewith, all of which are assigned to the current assignee hereof.
FIELD OF THE INVENTION
This invention relates generally to semiconductor structures and devices and to a method for their fabrication, and more specifically to compound semiconductor structures and devices and to the fabrication and use of semiconductor structures, devices, and integrated circuits that include a monocrystalline compound semiconductor material.
BACKGROUND OF THE INVENTION
The vast majority of semiconductor discrete devices and integrated circuits are fabricated from silicon, at least in part because of the availability of inexpensive, high quality monocrystalline silicon substrates. Other semiconductor materials, such as the so called compound semiconductor materials, have physical attributes, including wider bandgap and/or higher mobility than silicon, or direct bandgaps that makes these materials advantageous for certain types of semiconductor devices. Unfortunately, compound semiconductor materials are generally much more expensive than silicon and are not available in large wafers as is silicon. Gallium arsenide (GaAs), the most readily available compound semiconductor material, is available in wafers only up to about 150 millimeters (mm) in diameter. In contrast, silicon wafers are available up to about 300 mm and are widely available at 200 mm. The 150 mm GaAs wafers are many times more expensive than are their silicon counterparts. Wafers of other compound semiconductor materials are even less available and are more expensive than GaAs.
Because of the desirable characteristics of compound semiconductor materials, and because of their present generally high cost and low availability in bulk form, for many years attempts have been made to grow thin films of the compound semiconductor materials on a foreign substrate. To achieve optimal characteristics of the compound semiconductor material, however, a monocrystalline film of high crystalline quality is desired. Attempts have been made, for example, to grow layers of a monocrystalline compound semiconductor material on germanium, silicon, and various insulators. These attempts have generally been unsuccessful because lattice mismatches between the host crystal and the grown crystal have caused the resulting thin film of compound semiconductor material to be of low crystalline quality.
If a large area thin film of high quality monocrystalline compound semiconductor material was available at low cost, a variety of semiconductor devices could advantageously be fabricated in that film at a low cost compared to the cost of fabricating such devices on a bulk wafer of compound semiconductor material or in an epitaxial film of such material on a bulk wafer of compound semiconductor material. In addition, if a thin film of high quality monocrystalline compound semiconductor material could be realized on a bulk wafer such as a silicon wafer, an integrated device structure could be achieved that took advantage of the best properties of both the silicon and the compound semiconductor material.
Accordingly, a need exists for a semiconductor structure that provides a high quality monocrystalline compound semiconductor film over another monocrystalline material and for a process for making such a structure.
REFERENCES:
patent: 3802967 (1974-04-01), Landany et al.
patent: 4174422 (1979-11-01), Matthews et al.
patent: 4404265 (1983-09-01), Manasevit
patent: 4482906 (1984-11-01), Hovel et al.
patent: 4523211 (1985-06-01), Morimoto et al.
patent: 4661176 (1987-04-01), Manasevit
patent: 4793872 (1988-12-01), Meunier et al.
patent: 4846926 (1989-07-01), Kay et al.
patent: 4855249 (1989-08-01), Akasaki et al.
patent: 4882300 (1989-11-01), Inoue et al.
patent: 4891091 (1990-01-01), Shastry
patent: 4912087 (1990-03-01), Aslam et al.
patent: 4928154 (1990-05-01), Umeno et al.
patent: 4963949 (1990-10-01), Wanlass et al.
patent: 4999842 (1991-03-01), Huang et al.
patent: 5141894 (1992-08-01), Bisaro et al.
patent: 5155658 (1992-10-01), Inam et al.
patent: 5159413 (1992-10-01), Calviello et al.
patent: 5221367 (1993-06-01), Chisholm et al.
patent: 5225031 (1993-07-01), McKee et al.
patent: 5248564 (1993-09-01), Ramesh et al.
patent: 5270298 (1993-12-01), Ramesh et al.
patent: 5310707 (1994-05-01), Oishi et al.
patent: 5326721 (1994-07-01), Summerfelt
patent: 5358925 (1994-10-01), Connell et al.
patent: 5393352 (1995-02-01), Summerfelt
patent: 5418216 (1995-05-01), Fork
patent: 5418389 (1995-05-01), Watanabe
patent: 5450812 (1995-09-01), McKee et al.
patent: 5478653 (1995-12-01), Guenzer
patent: 5482003 (1996-01-01), McKee et al.
patent: 5484664 (1996-01-01), Kitahara
patent: 5514484 (1996-05-01), Nashimoto
patent: 5556463 (1996-09-01), Guenzer
patent: 5588995 (1996-12-01), Sheldon
patent: 5670798 (1997-09-01), Schetzina
patent: 5674366 (1997-10-01), Hayashi et al.
patent: 5731220 (1998-03-01), Tsu et al.
patent: 5733641 (1998-03-01), Fork et al.
patent: 5735949 (1998-04-01), Mantl et al.
patent: 5741724 (1998-04-01), Ramdani et al.
patent: 5801105 (1998-09-01), Yano et al.
patent: 5810923 (1998-09-01), Yano et al.
patent: 5828080 (1998-10-01), Yano et al.
patent: 5830270 (1998-11-01), McKee et al.
patent: 5874860 (1999-02-01), Brunel et al.
patent: 5912068 (1999-06-01), Jia
patent: 6002375 (1999-12-01), Corman et al.
patent: 6020222 (2000-02-01), Wollesen
patent: 6045626 (2000-04-01), Yano et al.
patent: 6055179 (2000-04-01), Koganei et al.
patent: 6064078 (2000-05-01), Northrup et al.
patent: 6064092 (2000-05-01), Park
patent: 6096584 (2000-08-01), Ellis-Monaghan et al.
patent: 6103008 (2000-08-01), McKee et al.
patent: 6107653 (2000-08-01), Fitzgerald
patent: 6113690 (2000-09-01), Yu et al.
patent: 6136666 (2000-10-01), So
patent: 6143072 (2000-11-01), McKee et al.
patent: 6173474 (2001-01-01), Conrad
patent: 6174755 (2001-01-01), Manning
patent: 6180486 (2001-01-01), Leobandung et al.
patent: 0342937 (1989-11-01), None
patent: 0455526 (1991-06-01), None
patent: 0250171 (1992-11-01), None
patent: 0514018 (1992-11-01), None
patent: 0602568 (1994-06-01), None
patent: 0607435 (1994-07-01), None
patent: 0999600 (2000-05-01), None
patent: 1001468 (2000-05-01), None
patent: 1319311 (1973-06-01), None
patent: 5208835 (1977-07-01), None
patent: 5413455 (1979-10-01), None
patent: 5508742 (1980-07-01), None
patent: 6110818 (1986-05-01), None
patent: 6303499 (1988-02-01), None
patent: 6313110 (1988-06-01), None
patent: 6319836 (1988-08-01), None
patent: 6327862 (1990-01-01), None
patent: 5048072 (1993-02-01), None
patent: 6334168 (1993-06-01), None
patent: 6232126 (1994-08-01), None
patent: 6291299 (1994-10-01), None
patent: 1123868 (1999-08-01), None
patent: 1126083 (1999-09-01), None
patent: 2000039 (2000-01-01), None
patent: 9914804 (1999-03-01), None
patent: 9963580 (1999-12-01), None
“Formation of Si Epi./Mg0-Al203Epi./SiO3/Si and Its Epitaxial Film Quality,” Masao Mikami et al., Fundamental Research Laboratories and Microelectronics Laboratories, pp. 31-34.
“An Epitaxial Si/Insulator/Si Structure Prepared by Vacuum Deposition of CaF2and Silicon,” T. Asano et al., Graduate School of Science and Engineering, Tokyo Institute of Technology, pp. 143-151.
“Reaction and Regrowth Control of Ce02on Si(111) Surface for the Silicon-On-Insulator Structure,” T. Chikyow et al., Appl. Phys. Lett. 65(8), Aug. 22, 1994, pp. 1030-1032.
“Epitaxial Growth of Ce02(100) Films on Si(100) Substrates by Dual Ion Beams Reactive Sputtering,” J.F. Kang et al., Solid State Communications, vol. 108, No. 4, pp. 225-227.
“Vertical-Cavity Surface-Emitting Lasers Come of Age,” Rober
Droopad Ravindranath
Eisenbeiser Kurt William
Hilt Lyndee L.
Ramdani Jamal
Jackson, Jr. Jerome
Motorola Inc.
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Semiconductor structure, semiconductor device, communicating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor structure, semiconductor device, communicating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure, semiconductor device, communicating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2829983