Semiconductor structure including a compliant substrate...

Details Semiconductor structure including a compliant substrate... Semiconductor structure including a compliant substrate...

2000-12-18

2003-06-24

Chaudhuri, Olik (Department: 2814)

Semiconductor device manufacturing: process

Formation of semiconductive active region on any substrate

Fluid growth from gaseous state combined with subsequent...

C117S089000, C148S033400, C029S025010

Reexamination Certificate

active

06583034

ABSTRACT:

FIELD OF THE INVENTION
This invention relates generally to semiconductor structures and devices and to a method for their fabrication, and more specifically to semiconductor structures and devices and to the fabrication and use of semiconductor structures, devices, and integrated circuits that include a substrate having a graded monocrystalline layer to facilitate growth of monocrystalline material on the substrate.
BACKGROUND OF THE INVENTION
Semiconductor devices often include multiple layers of conductive, insulating, and semiconductive layers. Often, the desirable properties of such layers improve with the crystallinity of the layer. For example, the electron mobility and band gap of semiconductive layers improves as the crystallinity of the layer increases. Similarly, the free electron concentration of conductive layers and the electron charge displacement and electron energy recoverability of insulative or dielectric films improves as the crystallinity of these layers increases.
For many years, attempts have been made to grow various monocrystalline thin films on a foreign substrate such as silicon (Si). To achieve optimal characteristics of the various monocrystalline layers, however, a monocrystalline film of high crystalline quality is desired. Attempts have been made, for example, to grow various monocrystalline layers on a substrate such as germanium, silicon, and various insulators. These attempts have generally been unsuccessful because lattice mismatches between the host crystal and the grown crystal have caused the resulting layer of monocrystalline material to be of low crystalline quality.
If a large area thin film of high quality monocrystalline material was available at low cost, a variety of semiconductor devices could advantageously be fabricated in or using that film at a low cost compared to the cost of fabricating such devices beginning with a bulk wafer of the monocrystalline material. In addition, if a thin film of high quality monocrystalline material could be realized beginning with a bulk wafer such as a silicon wafer, an integrated device structure could be achieved that took advantage of the best properties of both the silicon and the high quality monocrystalline material.
Accordingly, a need exists for a semiconductor structure that provides a high quality monocrystalline film or layer over another monocrystalline material and for a process for making such a structure. In other words, there is a need for providing the formation of a monocrystalline substrate that is compliant with a high quality monocrystalline material layer so that true two-dimensional growth can be achieved for the formation of semiconductor structures, devices and integrated circuits formed using the high-quality monocrystalline material layer grown on the compliant substrate. This grown monocrystalline material layer may be comprised of a semiconductor material, a compound semiconductor material, and other types of material such as metals.


REFERENCES:
patent: 3802967 (1974-04-01), Ladany et al.
patent: 3914137 (1975-10-01), Huffman et al.
patent: 4174422 (1979-11-01), Matthews et al.
patent: 4404265 (1983-09-01), Manasevit
patent: 4482906 (1984-11-01), Hovel et al.
patent: 4523211 (1985-06-01), Morimoto et al.
patent: 4661176 (1987-04-01), Manasevit
patent: 4793872 (1988-12-01), Meunier et al.
patent: 4846926 (1989-07-01), Kay et al.
patent: 4855249 (1989-08-01), Akasaki et al.
patent: 4882300 (1989-11-01), Inoue et al.
patent: 4891091 (1990-01-01), Shastry
patent: 4912087 (1990-03-01), Aslam et al.
patent: 4928154 (1990-05-01), Umeno et al.
patent: 4963949 (1990-10-01), Wanlass et al.
patent: 4999842 (1991-03-01), Huang et al.
patent: 5141894 (1992-08-01), Bisaro et al.
patent: 5155658 (1992-10-01), Inam et al.
patent: 5159413 (1992-10-01), Calviello et al.
patent: 5173474 (1992-12-01), Connell et al.
patent: 5221367 (1993-06-01), Chisholm et al.
patent: 5225031 (1993-07-01), McKee et al.
patent: 5248564 (1993-09-01), Ramesh
patent: 5270298 (1993-12-01), Ramesh
patent: 5310707 (1994-05-01), Oishi et al.
patent: 5326721 (1994-07-01), Summerfelt
patent: 5358925 (1994-10-01), Neville Connell et al.
patent: 5393352 (1995-02-01), Summerfelt
patent: 5418216 (1995-05-01), Fork
patent: 5418389 (1995-05-01), Watanabe
patent: 5450812 (1995-09-01), McKee et al.
patent: 5478653 (1995-12-01), Guenzer
patent: 5482003 (1996-01-01), McKee et al.
patent: 5514484 (1996-05-01), Nashimoto
patent: 5556463 (1996-09-01), Guenzer
patent: 5588995 (1996-12-01), Sheldon
patent: 5602418 (1997-02-01), Imai et al.
patent: 5670798 (1997-09-01), Schetzina
patent: 5674366 (1997-10-01), Hayashi et al.
patent: 5731220 (1998-03-01), Tsu et al.
patent: 5733641 (1998-03-01), Fork et al.
patent: 5735949 (1998-04-01), Mantl et al.
patent: 5741724 (1998-04-01), Ramdani et al.
patent: 5801105 (1998-09-01), Yano et al.
patent: 5810923 (1998-09-01), Yano et al.
patent: 5825055 (1998-10-01), Summerfelt
patent: 5828080 (1998-10-01), Yano et al.
patent: 5830270 (1998-11-01), McKee et al.
patent: 5874860 (1999-02-01), Brunel et al.
patent: 5912068 (1999-06-01), Jia
patent: 6002375 (1999-12-01), Corman et al.
patent: 6020222 (2000-02-01), Wollesen
patent: 6045626 (2000-04-01), Yano et al.
patent: 6055179 (2000-04-01), Koganei et al.
patent: 6064078 (2000-05-01), Northrup et al.
patent: 6064092 (2000-05-01), Park
patent: 6078717 (2000-06-01), Nashimoto et al.
patent: 6096584 (2000-08-01), Ellis-Monaghan et al.
patent: 6100578 (2000-08-01), Suzuki
patent: 6103008 (2000-08-01), McKee et al.
patent: 6107653 (2000-08-01), Fitzgerald
patent: 6113690 (2000-09-01), Yu et al.
patent: 6136666 (2000-10-01), So
patent: 6143072 (2000-11-01), McKee et al.
patent: 6174755 (2001-01-01), Manning
patent: 6180486 (2001-01-01), Leobandung et al.
patent: 6313486 (2001-11-01), Kencke et al.
patent: 197 12 496 (1997-10-01), None
patent: 0 250 171 (1987-12-01), None
patent: 0 342 937 (1989-11-01), None
patent: 0 455 526 (1991-06-01), None
patent: 0 514 018 (1992-11-01), None
patent: 0 581 239 (1994-02-01), None
patent: 0 602 568 (1994-06-01), None
patent: 0 607 435 (1994-07-01), None
patent: 0 682 266 (1995-11-01), None
patent: 0 999 600 (2000-05-01), None
patent: 1 001 468 (2000-05-01), None
patent: 1 319 311 (1970-06-01), None
patent: 52-88354 (1977-07-01), None
patent: 54-134554 (1979-10-01), None
patent: 55-87424 (1980-07-01), None
patent: 58-213412 (1983-12-01), None
patent: 61-108187 (1986-05-01), None
patent: 63-34994 (1988-02-01), None
patent: 63-131104 (1988-06-01), None
patent: 63-198365 (1988-08-01), None
patent: HEI 2-391 (1990-01-01), None
patent: 5-48072 (1993-02-01), None
patent: 5-291299 (1993-11-01), None
patent: 6-232126 (1994-08-01), None
patent: 6-291299 (1994-10-01), None
patent: 6-33 4168 (1994-12-01), None
patent: 10-256154 (1998-09-01), None
patent: 11-238683 (1999-08-01), None
patent: 11-260835 (1999-09-01), None
patent: WO 99/14804 (1999-03-01), None
patent: 9914804 (1999-03-01), None
patent: WO 99/63580 (1999-12-01), None
patent: WO 01/04943 (2001-01-01), None
patent: WO 02/09160 (2002-01-01), None
patent: WO 02/47127 (2002-06-01), None
“Optimizing GMR Spin Valves: The Outlook for Improved Properties”, W. F. Englhoff et al., 1998 Int'l Non Volatile Memory Technology Conference, p. 34-37.
“Processing and Performance of Piezoelectric Films”, Y. Wang et al., Univ. of MD, Wilcoxon Research Co., and Motorola Labs.
“Nonlinear acoustoelectric interactions in GaAs/LiNbO3structures”, M. Rotter et al., 1999 American Institute of Physics, pp. 965-967.
“Surface acoustic wave propagation on lead zirconate titanate thin films”, K. Sreenivas et al., App. Phys. Lett. 52(9), Feb. 29, 1988, pp. 709-711.
“Single Chip fused hybrids for acousto-electric and acousto-optic applications”, M. Rotter et al., 1997 American Institute of Physics, pp. 2097-2099.
“Surface Acoustic Wave Propagation in PZT/YBCO/SrTiO3and PbTi O3/YBCO/SrTiO3Epitaxial Heterostructures”, Dept. of Physics & Astrophysics, Univ. of Delhi, pp. 275-283.
“Ferroelectric Field Effect Transisitor Based on Epitaxial Perovskite Heterostructures”, S. Mathews et al., America

Affiliated with

Also associated with

Rating

Semiconductor structure including a compliant substrate... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor structure including a compliant substrate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure including a compliant substrate... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3163819