Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate
2007-03-20
2007-03-20
Pizarro, Marcos D. (Department: 2814)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Having substrate registration feature
C257SE23179
Reexamination Certificate
active
10848638
ABSTRACT:
A semiconductor structure including a semiconductor substrate, an isolation trench in the semiconductor substrate, and an alignment trench in the semiconductor substrate is disclosed. The structure also includes a dielectric layer and a metallic layer. The dielectric layer is on the semiconductor substrate and in both the isolation trench and the alignment trench. The dielectric layer fills the isolation trench and does not fill the alignment trench. The metallic layer is on the dielectric layer.
REFERENCES:
patent: 5503962 (1996-04-01), Caldwell
patent: 5640053 (1997-06-01), Caldwell
patent: 5889335 (1999-03-01), Kuroi et al.
patent: 5950093 (1999-09-01), Wei
patent: 5969428 (1999-10-01), Nomura et al.
patent: 6100158 (2000-08-01), Lee et al.
patent: 6194287 (2001-02-01), Jang
patent: 6232200 (2001-05-01), Chu
patent: 6285455 (2001-09-01), Shiraishi
patent: 6303458 (2001-10-01), Zhang et al.
patent: 6346456 (2002-02-01), Chen
patent: 6368972 (2002-04-01), Maury et al.
patent: 6383910 (2002-05-01), Okada et al.
patent: 6440816 (2002-08-01), Farrow et al.
Encycopedia of Chemical Technology, Kirk-Othmer, vol. 14, pp. 677-709 (1995).
Ramkumar Krishnaswamy
Sadoughi Sharmin
Cypress Semiconductor Corporation
Evan Law Group LLC
LandOfFree
Semiconductor structure having alignment marks with shallow... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor structure having alignment marks with shallow..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure having alignment marks with shallow... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3782675