Adhesive bonding and miscellaneous chemical manufacture – Differential fluid etching apparatus – For liquid etchant
Reexamination Certificate
2000-01-07
2004-06-08
Lund, Jeffrie R. (Department: 1763)
Adhesive bonding and miscellaneous chemical manufacture
Differential fluid etching apparatus
For liquid etchant
C156S345120, C451S041000, C451S066000
Reexamination Certificate
active
06746565
ABSTRACT:
TECHNICAL FIELD
The technical field of this invention is semiconductor processing which provides face protection for the semiconductor wafers or other semiconductor pieces being processed.
BACKGROUND OF THE INVENTION
In the processing of semiconductor wafers and other semiconductor pieces it is frequently necessary to expose surfaces of the semiconductor piece to chemicals. The chemicals can be reactants, coatings or solvents. In some processes the chemical activity is preferably limited to one side of the wafer or other semiconductor piece being processed. Limiting chemical activity to one side of a wafer is desirable in many liquid spray processes. Limiting chemical activity to one side of a wafer is particularly desirable when the chemical processing involves gas reactants which easily migrate to all exposed surfaces of the wafer being processed.
Limiting the activity of processing chemicals is also desirable to reduce the quantity of chemicals which are consumed. Unnecessarily processing the back surface of a wafer consumes increased chemicals. Processing unnecessary surfaces also increases the quantities of residual or spent chemicals which are costly to treat or cause a disposal problem.
In one semiconductor process in particular it is desirable to prevent back face processing from occurring during at least one of the processing steps. This particular process is in the context of preparing semiconductor substrates for epitaxial layer growth. Formation of the epitaxial layers is susceptible to contamination from minute amounts of materials which can emanate from the back face of the substrate upon which the epitaxial layer is being formed.
In preparing the substrate for growth of the epitaxial layer it is necessary to remove all pre-existing oxide from the surface on which the epitaxial layer is being developed. This is typically done by etching with aqueous hydrogen fluoride or vaporous aqueous hydrogen fluoride. In the past, the back side of the wafer has been protected by a polymer layer. The polymer layer required additional processing to remove the layer before epitaxial development is performed. The current invention addresses this need by allowing oxide to be removed from the face of the substrate, while allowing the native or other oxide layer on the back side of the substrate to be maintained. This reduces the risk that diffusion may occur from the back of the substrate which can lead to undesired materials being incorporated into the epitaxial layer.
In other processes it is a requirement that particular coatings or reactants not contact one side of a wafer because of contamination effects which result in subsequent processing.
Thus there is a need for improved techniques which limit semiconductor processing to protect a surface or surfaces against chemical exposure otherwise desired upon one or more other surfaces of the wafer or other semiconductor piece being processed. In the past there have not been adequate semiconductor wafer processing equipment which can provide acceptable wafer face protection, particularly when the processing involves controlled rotational motion of the wafer while in the processing chamber.
REFERENCES:
patent: 2751345 (1956-05-01), Osman
patent: 3307869 (1967-03-01), Warfel
patent: 3509036 (1970-04-01), Igras et al.
patent: 3627369 (1971-12-01), Nixon
patent: 3747282 (1973-07-01), Katzke
patent: 3824176 (1974-07-01), Crowe
patent: 3833230 (1974-09-01), Noll
patent: 3960623 (1976-06-01), Ganthley
patent: 4032804 (1977-06-01), Wagner
patent: 4270316 (1981-06-01), Kramer et al.
patent: 4647512 (1987-03-01), Venkataramanan et al.
patent: 4971676 (1990-11-01), Doue et al.
patent: 5078852 (1992-01-01), Yee et al.
patent: 5135636 (1992-08-01), Yee et al.
patent: 5144407 (1992-09-01), Wojnarowski et al.
patent: 5227041 (1993-07-01), Brogden et al.
patent: 5228501 (1993-07-01), Tepman et al.
patent: 5235995 (1993-08-01), Bergman et al.
patent: 5273588 (1993-12-01), Foster et al.
patent: 5314574 (1994-05-01), Takahashi
patent: 5415691 (1995-05-01), Fujiyama et al.
patent: 5421893 (1995-06-01), Perlov
patent: 5423716 (1995-06-01), Strasbaugh
patent: 5441444 (1995-08-01), Nakajima
patent: 5472592 (1995-12-01), Lowery
patent: 5489341 (1996-02-01), Bergman et al.
patent: 5492566 (1996-02-01), Summitsch
patent: 5500081 (1996-03-01), Bergman
patent: 5554064 (1996-09-01), Breivogel et al.
patent: 5602058 (1997-02-01), Ooizumi et al.
patent: 5641375 (1997-06-01), Nitescu et al.
patent: 5658387 (1997-08-01), Reardon et al.
patent: 5762751 (1998-06-01), Bleck et al.
patent: 6022484 (2000-02-01), Bleck et al.
patent: 6024630 (2000-02-01), Shendon et al.
patent: 6050446 (2000-04-01), Lei et al.
patent: 6261433 (2001-07-01), Landau
patent: 6342137 (2002-01-01), Woodruff et al.
patent: 0 456 372 (1995-03-01), None
patent: 0747167 (1996-11-01), None
patent: 357128939 (1982-08-01), None
patent: 63-256326 (1988-10-01), None
patent: 410135317 (1998-05-01), None
patent: WO 92/02948 (1992-02-01), None
E.S. Hellman et al, “Molecular beam epitaxy of gallium arsenide using direct radiative substrate heating” J. Vac. Sci. Technol. B 4(2), Mar./Apr. 1986, pp. 574-577.*
W. Lougher et al, “Design of compression shrink-fit ceramic-steel wear ring assembly for chemical mechanical planarization”J. Vac. Sci. Technol. B 18(5), Sep./Oct. 2000, pp. 2597-2602.*
J.C. Wolfe et al, “Magnetically enhanced triode etching of large area silicon membranes in a molecular bromine plasma”J. Vac. Sci. Technol. B 10(6), Nov./Dec. 1992, pp. 2716-2719.
Bergman Eric J.
Bleck Martin C.
Reardon Timothy J.
Lund Jeffrie R.
Semitool Inc.
Zervigon Rudy
LandOfFree
Semiconductor processor with wafer face protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processor with wafer face protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processor with wafer face protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3298929