Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1999-04-01
2001-08-14
Gulakowski, Randy (Department: 1746)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S669000, C438S700000, C438S720000, C438S742000, C430S314000
Reexamination Certificate
active
06274482
ABSTRACT:
TECHNICAL FIELD
This invention relates to semiconductor processing methods of forming a contact opening.
BACKGROUND OF THE INVENTION
Semiconductor fabrication typically involves forming conductive connections between substrate locations which are elevationally separated by one or more layers. To do so, portions of such layers must ordinarily be removed. Typically, such layer portions are removed by patterning and etching a contact opening through the overlying layers of material to expose an elevationally lower substrate location with which a conductive connection is desired. Such constitutes a first masking step in which a first mask is used to pattern the desired contact opening.
Subsequently, conductive material is formed within the contact opening to interconnect desired elevationally separated layers. Typically, following the interconnect step, the outermost elevationally separated layer is patterned and etched in a second masking step which utilizes a second mask which is different from the first mask. Such might be the case when, for example, the outermost layer is patterned into a conductive line.
Accordingly, at least two separate masks are needed to respectively pattern two different layers of photoresist which are required to be formed at separate times over the substrate and at different processing points in the processing flow. It is desirable to reduce the number of processing steps which are required in a processing flow.
This invention grew out of concerns associated with simplifying semiconductor processing and reducing the number of processing steps which are required in a processing flow.
SUMMARY OF THE INVENTION
The invention provides methods of forming contact openings over a substrate to a substrate location with which electrical connection is desired. According to one aspect, a multi-level layer comprising masking material is formed atop an electrically conductive substrate surface and defines a mask opening through which a contact opening is to be formed to an elevationally lower substrate location. The masking material constitutes a single layer of photoresist which is patterned to form an elevationally thicker first layer immediately laterally adjacent the mask opening than a second layer which is formed laterally outward of the first layer. The electrically conductive substrate surface is etched through the mask opening to form the contact opening over the substrate location. The masking material second layer is then removed and the conductive substrate surface is etched to form at least a portion of an outer conductive component. Thereafter, conductive material is formed in the contact opening to electrically connect elevationally separated layers.
According to another aspect, a masking material layer is formed over a substrate outer surface and defines a pattern for a contact opening which is to be etched through the outer surface. In a preferred implementation, the masking material layer comprises a bi-level profile having two different layer elevational thicknesses, the greater of which being disposed immediately laterally adjacent the contact opening pattern. A contact opening is subsequently etched through the substrate outer surface to a substrate location. Conductive material is formed within the contact opening to electrically connect the substrate location with an outer layer.
In a preferred implementation, the masking material layer is photoresist formed through photolithography using only a single mask. In another implementation, more than one mask is used to define the multi-level or bi-level profile masking material layer. The multi-level masking layer can have more than two levels.
REFERENCES:
patent: 3649393 (1972-03-01), Hatzakis
patent: 4184909 (1980-01-01), Chang et al.
patent: 4591547 (1986-05-01), Brownell
patent: 4826754 (1989-05-01), Bobbio
patent: 5213916 (1993-05-01), Cronin et al.
patent: 5573962 (1996-11-01), Sung
patent: 5632908 (1997-05-01), Shahid
patent: 5635337 (1997-06-01), Bartha et al.
patent: 5681774 (1997-10-01), Tseng
patent: 5702568 (1997-12-01), Shin et al.
patent: 5738757 (1998-04-01), Burns et al.
patent: 5741624 (1998-04-01), Jeng et al.
patent: 5753417 (1998-05-01), Ulrich
patent: 5935454 (1999-08-01), Tada et al.
patent: 5942802 (1999-08-01), Aoi
patent: 5972788 (1999-10-01), Ryan et al.
patent: 5981149 (1999-11-01), Yamaguchi
patent: 6022804 (2000-02-01), Yano et al.
patent: 6042999 (2000-03-01), Lin et al.
patent: 6080661 (2000-06-01), Bothra
patent: 401181532A (1989-07-01), None
patent: 404180223A (1992-06-01), None
A Novel Damascene Process for One Mask Via/Interconnect Formation, T. Nguyen, B. Ulrich, L. Allen, & D. Evans, 1996 Symposium on VLSI Technology Digest of Technical Papers, pp. 118 & 119.
Ma Manny
Reinberg Alan R.
Wu Zhiqiang
Gulakowski Randy
Micro)n Technology, Inc.
Smetana Jeri
Wells, St. John, Robert Gregory & Matkin, P.S.
LandOfFree
Semiconductor processing methods of forming a contact opening does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing methods of forming a contact opening, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods of forming a contact opening will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2450180