Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent
1997-02-27
1999-11-16
Breneman, Bruce
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
438734, 438736, 438738, 438637, 430312, 430314, 430316, H01L 21302
Patent
active
059857668
ABSTRACT:
The invention provides methods for forming contact openings to a substrate location with which electrical connection is desired. According to one aspect, a multi-level layer comprising masking material or photoresist is formed atop an electrically conductive substrate surface and defines a mask opening through which a contact opening is to be formed to an elevationally lower substrate location. A single layer of photoresist is patterned to form an elevationally thicker first layer immediately laterally adjacent the mask opening than a second layer which is formed laterally outward of the first layer. The electrically conductive substrate surface is etched through the mask opening to form the contact opening. The photoresist second layer is removed and the conductive substrate surface is etched to form a portion of an outer conductive component. Thereafter, conductive material is formed in the contact opening to electrically connect elevationally separated layers. According to another aspect, a masking material layer comprises a bi-level profile having two different layer elevational thicknesses, the greater of which being disposed immediately laterally adjacent a contact opening pattern. A contact opening is etched through the substrate outer surface and conductive material is formed therein to electrically connect the substrate location with an outer conductive layer. In a preferred implementation, the masking material layer or photoresist is formed through photolithography using only a single mask. In another implementation, more than one mask is used to define the multi-level or bi-level profile masking material layer. The multi-level masking layer can have more than two levels.
REFERENCES:
patent: 3649393 (1972-03-01), Hatzakis
patent: 4184909 (1980-01-01), Chang et al.
patent: 4591547 (1986-05-01), Brownell
patent: 4826754 (1989-05-01), Bobbio
patent: 5635337 (1997-06-01), Bartha et al.
patent: 5738757 (1998-04-01), Burns et al.
patent: 5741624 (1998-04-01), Jeng et al.
patent: 5753417 (1998-05-01), Ulrich
Tue Nguyen et al., "A Novel Damascene Process for One Mask Via/Interconnect Formation," Symposium on VLSI Technology Digest of Technical Papers, 1996, pp. 118-119.
Ma Manny
Reinberg Alan R.
Wu Zhiqiang
Alanko Anita
Breneman Bruce
Micro)n Technology, Inc.
LandOfFree
Semiconductor processing methods of forming a contact opening does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing methods of forming a contact opening, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods of forming a contact opening will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1324422