Semiconductor package with build-up layers formed on chip...

Details Semiconductor package with build-up layers formed on chip... Semiconductor package with build-up layers formed on chip...

2007-04-17

2007-04-17

Weiss, Howard (Department: 2814)

Active solid-state devices (e.g., transistors, solid-state diode

Encapsulated

C257S750000

Reexamination Certificate

active

10632709

ABSTRACT:
A semiconductor package with build-up layers formed on a chip and a fabrication method of the semiconductor package are provided. A chip with a plurality of conductive bumps formed on bond pads thereof is received within a cavity of a carrier, and a dielectric layer encapsulates the conductive bumps whose ends are exposed. A plurality of conductive traces are formed on the dielectric layer and electrically connected to the ends of the conductive bumps. A solder mask layer is applied over the conductive traces and formed with openings via which predetermined portions of the conductive traces are exposed and bonded to a plurality of solder balls. Thereby, positions of the bond pads are easily recognized and distinguished by the exposed ends of the conductive bumps, making the conductive traces capable of being well electrically connected through the conductive bumps to the bond pads to improve yield of the fabricated packages.

REFERENCES:
patent: 5578869 (1996-11-01), Hoffman et al.

Affiliated with

Also associated with

Rating

Semiconductor package with build-up layers formed on chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor package with build-up layers formed on chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package with build-up layers formed on chip... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3736613