Semiconductor package substrate

Details Semiconductor package substrate Semiconductor package substrate

2008-01-30

2010-10-05

Toledo, Fernando L (Department: 2895)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified configuration

C438S612000, C438S614000, C438S617000, C438S599000, C257S004000, C257S778000, C257SE23004, C257S786000, C257S459000, C257S697000, C257SE21058, C257SE23015, C257S706000, C257S707000

Reexamination Certificate

active

07808110

ABSTRACT:
A semiconductor package substrate proposed by the invention includes a base body and a plurality of finger pads disposed on surface of the base body, wherein the finger pads are arranged in such a way that an angle is formed between connecting line of centers of two adjacent finger pads and the direction in which the finger pads are arranged. The finger pads are waterdrop shaped finger pads with arc ends and angle ends alternately disposed on surface of the substrate, alternately disposed waterdrop shaped finger pads and arc shaped finger pads, or alternately disposed arc shaped finger pads at a predetermined spacing. According to the present invention, distance between adjacent finger pads is reduced and problem of short circuit as a result of erroneous contact between bonding wire and adjacent finger pad is prevented.

REFERENCES:
patent: 3519890 (1970-07-01), Ashby
patent: 3795845 (1974-03-01), Cass et al.
patent: 4893172 (1990-01-01), Matsumoto et al.
patent: 4959706 (1990-09-01), Cusack et al.
patent: 5091825 (1992-02-01), Hill et al.
patent: 5185652 (1993-02-01), Waldron et al.
patent: 5300815 (1994-04-01), Rostoker
patent: 5319224 (1994-06-01), Sakashita et al.
patent: 5444303 (1995-08-01), Greenwood et al.
patent: 5465217 (1995-11-01), Yip et al.
patent: 5491303 (1996-02-01), Weiss
patent: 5498767 (1996-03-01), Huddleston et al.
patent: 5628919 (1997-05-01), Tomura et al.
patent: 5666009 (1997-09-01), Kumano et al.
patent: 5898213 (1999-04-01), Torres et al.
patent: 5962926 (1999-10-01), Torres et al.
patent: 6008532 (1999-12-01), Carichner
patent: 6222738 (2001-04-01), Maeno et al.
patent: 6259038 (2001-07-01), Sakaguchi et al.
patent: 6269327 (2001-07-01), Bednar et al.
patent: 6310398 (2001-10-01), Katz
patent: 6361959 (2002-03-01), Beroz et al.
patent: 6376913 (2002-04-01), Buck
patent: 6465891 (2002-10-01), Wang et al.
patent: 6531762 (2003-03-01), Liao et al.
patent: 6590296 (2003-07-01), Nakamura
patent: 6635553 (2003-10-01), DiStefano et al.
patent: 6700208 (2004-03-01), Yoneda
patent: 6713881 (2004-03-01), Umehara et al.
patent: 6734570 (2004-05-01), Archer
patent: 6884711 (2005-04-01), Vonstaudt
patent: 7064450 (2006-06-01), Eghan et al.
patent: 7161251 (2007-01-01), Vonstaudt
patent: 7656019 (2010-02-01), Tsutsumi et al.
patent: 2003/0011038 (2003-01-01), Kida
patent: 2003/0218245 (2003-11-01), Matsuzawa et al.
patent: 2004/0022040 (2004-02-01), Sitaraman et al.
patent: 2005/0012222 (2005-01-01), Huang
patent: 2005/0194538 (2005-09-01), Kurz

Affiliated with

Also associated with

Rating

Semiconductor package substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor package substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package substrate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4153228