Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2002-05-09
2003-09-30
Clark, Sheila V. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S676000
Reexamination Certificate
active
06627977
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATIONS
(Not Applicable)
STATEMENT RE: FEDERALLY SPONSORED RESEARCH/DEVELOPMENT
(Not Applicable)
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor packages, and more particularly to a lead frame semiconductor package which includes an isolated ring structure to provide common power/ground connections similar to those provided by laminate area array packages.
2. Description of the Related Art
As is well known in the electrical arts, integrated circuit dies or chips are conventionally enclosed in plastic packages that provide protection from hostile environments and enable electrical interconnection between the integrated circuit die and a substrate such as a printed circuit board or PCB. The elements of the package typically include a metal lead frame, an integrated circuit die, a bonding material used to attach the integrated circuit die to the lead frame, bond wires which electrically connect pads on the integrated circuit die to respective, individual leads or contacts of the lead frame, and a hard plastic encapsulant material which covers the other components and forms the predominant portion of the exterior of the package.
In the chip package, the lead frame is the central supporting structure thereof. A conventional lead frame includes a die pad for accommodating the integrated circuit die, and a plurality of leads or contacts. In many varieties of integrated circuit chip packages, each bond pad provided on the die is wire-bonded to a respective contact, with portions of the contacts or leads protruding from or being exposed within the plastic encapsulant or package body and used to mount or electrically connect the chip package to the printed circuit board. In addition to portions of the leads or contacts being exposed, in certain chip packages, one surface of the die pad is also exposed for purposes of providing a thermally conductive path to dissipate heat from the integrated circuit die which is attached to the opposed surface of the die pad and is internal to the package, i.e., surrounded by the plastic encapsulant.
An overall limitation of the semiconductor chip design as well as the semiconductor package has been the electrical connections and configurations utilized to satisfy the required electrical inputs and outputs to and from the input/output pads. Accordingly, there is a need in the art for improved semiconductor package designs for improved efficiency of the electrical connections and configurations utilized to satisfy the required electrical inputs and outputs to and from the input/output pads.
BRIEF SUMMARY OF THE INVENTION
In accordance with an aspect of the present invention, there is provided a semiconductor package which includes a chip mounting pad having a peripheral edge. The package further includes a semiconductor chip attached to the chip mounting pad. The package further includes a plurality of leads which each have an inner end disposed adjacent the peripheral edge in spaced relation thereto and an opposing distal end. The package includes at least one isolated ring structure electrically connected to the semiconductor chip and at least one of the leads. The ring structure includes a main body portion disposed along the peripheral edge between the peripheral edge and the inner ends of the leads in spaced relation thereto, and at least one stub portion extending angularly from the main body portion and along one of the leads in spaced relation thereto.
Advantageously, the isolated ring structure may be utilized as generic electrical power or ground source for the semiconductor chip. For example, where the semiconductor chip includes multiple input/output pads requiring connection to a common electrical potential, such input/output pads may simply be commonly connected to the ring structure which in turn is connected to a single lead dedicated to attachment to the required power or ground source. This maximizes the number of leads available for various input and output functions of the semiconductor package. In addition, the stub portion of each ring structure is advantageously utilized for maintaining the ring structure in fixed relationship to the chip mounting pad and the leads during fabrication of the semiconductor package. Thus, the stub portion allows for enhanced mechanically stabilization of the internal components of the semiconductor package during fabrication.
REFERENCES:
patent: 3838984 (1974-10-01), Crane et al.
patent: 4054238 (1977-10-01), Lloyd et al.
patent: 4530152 (1985-07-01), Roche et al.
patent: 4707724 (1987-11-01), Suzuki et al.
patent: 4756080 (1988-07-01), Thorp, Jr. et al.
patent: 4812896 (1989-03-01), Rothgery et al.
patent: 4907067 (1990-03-01), Derryberry
patent: 5041902 (1991-08-01), McShane
patent: 5087961 (1992-02-01), Long et al.
patent: 5157480 (1992-10-01), McShane et al.
patent: 5172213 (1992-12-01), Zimmerman
patent: 5172214 (1992-12-01), Casto
patent: 5200362 (1993-04-01), Lin et al.
patent: 5200809 (1993-04-01), Kwon
patent: 5214845 (1993-06-01), King et al.
patent: 5216278 (1993-06-01), Lin et al.
patent: 5221642 (1993-06-01), Burns
patent: 5258094 (1993-11-01), Furui et al.
patent: 5273938 (1993-12-01), Lin et al.
patent: 5277972 (1994-01-01), Sakumoto et al.
patent: 5278446 (1994-01-01), Nagaraj et al.
patent: 5279029 (1994-01-01), Burns
patent: 5332864 (1994-07-01), Liang et al.
patent: 5336931 (1994-08-01), Juskey et al.
patent: 5343076 (1994-08-01), Katayama et al.
patent: 5406124 (1995-04-01), Morita et al.
patent: 5424576 (1995-06-01), Djennas et al.
patent: 5428248 (1995-06-01), Cha
patent: 5435057 (1995-07-01), Bindra et al.
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5521429 (1996-05-01), Aono et al.
patent: 5545923 (1996-08-01), Barber
patent: 5581122 (1996-12-01), Chao et al.
patent: 5604376 (1997-02-01), Hamburgen et al.
patent: 5608267 (1997-03-01), Mahulikar et al.
patent: 5625222 (1997-04-01), Yoneda et al.
patent: 5639990 (1997-06-01), Nishihara et al.
patent: 5640047 (1997-06-01), Nakashima
patent: 5641997 (1997-06-01), Ohta et al.
patent: 5646831 (1997-07-01), Manteghi
patent: 5650663 (1997-07-01), Parthasaranthi
patent: 5683806 (1997-11-01), Sakumoto et al.
patent: 5696666 (1997-12-01), Miles et al.
patent: 5701034 (1997-12-01), Marrs
patent: 5710064 (1998-01-01), Song et al.
patent: 5736432 (1998-04-01), Mackessy
patent: 5776798 (1998-07-01), Quan et al.
patent: 5783861 (1998-07-01), Son
patent: 5801440 (1998-09-01), Chu et al.
patent: 5814877 (1998-09-01), Diffenderfer et al.
patent: 5835988 (1998-11-01), Ishii
patent: 5859471 (1999-01-01), Kuraishi et al.
patent: 5866939 (1999-02-01), Shin et al.
patent: 5877043 (1999-03-01), Alcoe et al.
patent: 5894108 (1999-04-01), Mostafazadeh et al.
patent: 5903050 (1999-05-01), Thurairajaratnam et al.
patent: 5942794 (1999-08-01), Okumura et al.
patent: 5959356 (1999-09-01), Oh
patent: 5977613 (1999-11-01), Takata et al.
patent: 5977615 (1999-11-01), Yamaguchi et al.
patent: 5977630 (1999-11-01), Woodworth et al.
patent: 5981314 (1999-11-01), Glenn et al.
patent: 5986885 (1999-11-01), Wyland
patent: 6001671 (1999-12-01), Fjelstad
patent: 6025640 (2000-02-01), Yagi et al.
patent: 6034423 (2000-03-01), Mostafazadeh et al.
patent: 6072228 (2000-06-01), Hinkle et al.
patent: 6130115 (2000-10-01), Okumura et al.
patent: 6130473 (2000-10-01), Mostafazadeh et al.
patent: 6133623 (2000-10-01), Otsuki et al.
patent: 6140154 (2000-10-01), Hinkle et al.
patent: 6143981 (2000-11-01), Glenn
patent: 6198171 (2001-03-01), Huang et al.
patent: 6225146 (2001-05-01), Yamaguchi et al.
patent: 6229200 (2001-05-01), Mclellan et al.
patent: 6242281 (2001-06-01), Mclellan et al.
patent: 6281568 (2001-08-01), Glenn et al.
patent: 6294100 (2001-09-01), Fan et al.
patent: 6380048 (2002-04-01), Boon et al.
patent: 19734794 (1997-08-01), None
patent: 0794572 (1997-10-01), None
patent: 5745959 (1982-03-01), None
patent: 59208756 (1984-11-01), None
patent: 59227143 (1984-12-01), None
patent: 60195957 (1985-10-01), None
patent: 60231349 (1985-11-01), None
patent: 613955
Amkor Technology Inc.
Clark Sheila V.
Stetina Brunda Garred & Brucker
LandOfFree
Semiconductor package including isolated ring structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package including isolated ring structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package including isolated ring structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3057082