Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2000-10-13
2004-02-24
Chen, Jack (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S708000, C438S111000, C438S123000, C029S827000
Reexamination Certificate
active
06696747
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor package and, more particularly, but not by way of limitation, to a semiconductor package that has a reduced thickness.
2. History of Related Art
It is conventional in the electronic industry to encapsulate one or more semiconductor devices, such as integrated circuit dies, or chips, in a semiconductor package. These plastic packages protect a chip from environmental hazards, and provide a method and apparatus for electrically and mechanically attaching the chip to an intended device. Recently, such semiconductor packages have included metal leadframes for supporting an integrated circuit chip which is bonded to a chip paddle region formed centrally therein. Bond wires which electrically connect pads on the integrated circuit chip to individual leads of the leadframe are then incorporated. A hard plastic encapsulating material, or encapsulant, which covers the bond wire, the integrated circuit chip and other components, forms the exterior of the package. A primary focus in this design is to provide the chip with adequate protection from the external environment in a reliable and effective manner.
As set forth above, the semiconductor package therein described incorporates a leadframe as the central supporting structure of such a package. A portion of the leadframe completely surrounded by the plastic encapsulant is internal to the package. Portions of the leadframe extend internally from the package and are then used to connect the package externally. More information relative to leadframe technology may be found in Chapter 8 of the book
Micro Electronics Packaging Handbook
, (1989), edited by R. Tummala and E. Rymaszewski. This book is published by Van Nostrand Reinhold, 115 Fifth Avenue, New York, N.Y., which is herein incorporated by reference.
Once the integrated circuit chips have been produced and encapsulated in semiconductor packages described above, they may be used in a wide variety of electronic appliances. The variety of electronic devices utilizing semiconductor packages has grown dramatically in recent years. These devices include cellular phones, portable computers, etc. Each of these devices typically include a motherboard on which a significant number of such semiconductor packages are secured to provide multiple electronic functions. These electronic appliances are typically manufactured in reduced sizes and at reduced costs, which has resulted in increased consumer demand. Accordingly, not only are semiconductor chips highly integrated, but also semiconductor packages are highly miniaturized with an increased level of package mounting density.
According to such miniaturization tendency, semiconductor packages, which transmit electrical signals from semiconductor chips to motherboards and support the semiconductor chips on the motherboards, have been designed to have a size of about 1×1 mm to 10×10 mm.
One obstacle to reducing the thickness of conventional semiconductor packages is the internal leads are as thick as the chip paddle. Under the condition that the thickness of the internal leads is identical to that of the chip paddle, the bond pads on the semiconductor chip that is mounted onto the chip paddle are positioned at a far higher level than are the internal leads, so that the loop height of the conductive wires for connecting the semiconductor chip and the internal leads is elevated. The loop height results in an increase in a wire sweeping phenomenon that is caused by pressure of an encapsulation material during encapsulation of the package components.
Previously, techniques for reducing the thickness of semiconductor packages have been utilized, such as back-grinding techniques in which a semiconductor chip is ground down before being mounted on a chip paddle. The back-grinding process, however, deleteriously affects the semiconductor chip. For example, a semiconductor chip that is thinned in this manner is apt to undergo warping, which may result in damaging the internal integrated circuits. In addition, the semiconductor chip itself may be cracked during the back-grinding.
BRIEF SUMMARY OF THE INVENTION
The various embodiments of the present invention provide a semiconductor package that is extremely thin without the need for conducting a back-grinding process or at least for reducing the amount of back-grinding that is required. In one embodiment of the present invention, there is provided a semiconductor package comprising a semiconductor chip provided with a plurality of bond pads, a chip paddle bonded to the bottom surface of the semiconductor chip via an adhesive, a plurality of leads formed at regular intervals along the perimeter of the chip paddle and conductive wires for electrically connecting the bond pads of the semiconductor chip to the leads. A package body comprises the semiconductor chip, the conductive wires, the chip paddle and the leads that are preferably encapsulated by an encapsulation material. The chip paddle, the leads and the tie bars are externally exposed at their side surfaces and bottom surfaces. The chip paddle is half-etched over the entire upper surface of the chip paddle, which results in a thinner: thickness than the leads. In one embodiment of the present invention, the half-etched chip paddle is about 25-75% as thick as the leads. Accordingly, by half-etching the entire upper surface of the chip paddle, the chip paddle itself is made thinner than the leads, leading to the slimming of the semiconductor package.
REFERENCES:
patent: 4530152 (1985-07-01), Roche et al.
patent: 5041902 (1991-08-01), McShane
patent: 5157480 (1992-10-01), McShane et al.
patent: 5172213 (1992-12-01), Zimmerman
patent: 5172214 (1992-12-01), Casto
patent: 5278446 (1994-01-01), Nagaraj et al.
patent: 5428248 (1995-06-01), Cha
patent: 5454905 (1995-10-01), Fogelson
patent: 5521429 (1996-05-01), Aono et al.
patent: 5701034 (1997-12-01), Marrs
patent: 5783861 (1998-07-01), Son
patent: 5835988 (1998-11-01), Ishii
patent: 5859471 (1999-01-01), Kuraishi et al.
patent: 5866939 (1999-02-01), Shin et al.
patent: 5886397 (1999-03-01), Ewer
patent: 5894108 (1999-04-01), Mostafazadeh et al.
patent: 5977613 (1999-11-01), Takata et al.
patent: 5977630 (1999-11-01), Woodworth et al.
patent: 6081029 (2000-06-01), Yamaguchi
patent: 6143981 (2000-11-01), Glenn
patent: 6194777 (2001-02-01), Abbott et al.
patent: 6201292 (2001-03-01), Yagi et al.
patent: 6229200 (2001-05-01), Mclellan et al.
patent: 6242281 (2001-06-01), Mclellan et al.
patent: 6294100 (2001-09-01), Fan et al.
patent: 6355502 (2002-03-01), Kang et al.
patent: 57-45959 (1982-03-01), None
patent: 58-101317 (1983-06-01), None
patent: 58-160095 (1983-09-01), None
patent: 61-39555 (1986-02-01), None
patent: 62-9639 (1987-01-01), None
patent: 63-205935 (1988-08-01), None
patent: 63-233555 (1988-09-01), None
patent: 64-54749 (1989-03-01), None
patent: 07-312405 (1995-11-01), None
patent: 08-125066 (1996-05-01), None
patent: 08-306853 (1996-11-01), None
patent: 09-8205 (1997-01-01), None
patent: 09-8206 (1997-01-01), None
patent: 09-8207 (1997-01-01), None
patent: 09-92775 (1997-04-01), None
patent: 92-10286 (1992-06-01), None
patent: 92-10286 (1992-11-01), None
patent: 96-9774 (1996-03-01), None
patent: 96-9774 (1996-07-01), None
Lee Tae Heon
Seo Mu Hwan
Amkor Technology Inc.
Berezny Nema
Chen Jack
LandOfFree
Semiconductor package having reduced thickness does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package having reduced thickness, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package having reduced thickness will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3314458