Semiconductor package and substrate having multi-level vias

Details Semiconductor package and substrate having multi-level vias Semiconductor package and substrate having multi-level vias

2006-12-05

2006-12-05

Potter, Roy (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

C257S752000

Reexamination Certificate

active

07145238

ABSTRACT:
A semiconductor package and substrate having multi-level plated vias provide a high density blind via solution at low incremental cost. Via are half-plated atop a circuit pattern and then a second via half is added to complete the via after isolation of elements of the circuit pattern. Successive resist pattern applications and etching are used to form a via tier atop a circuit pattern that is connected by a thin plane of metal. After the tier is deposited, the thin metal plane is etched to isolate the circuit pattern elements. Dielectric is then deposited and the top half of the via is deposited over the tier. The tier may have a larger or smaller diameter with respect to the other half of the via, so that the via halves may be properly registered. Tin plating may also be used to control the etching process to provide etching control.

REFERENCES:
patent: 3868724 (1975-02-01), Perrino
patent: 3916434 (1975-10-01), Garboushian
patent: 4322778 (1982-03-01), Barbour et al.
patent: 4532419 (1985-07-01), Takeda
patent: 4642160 (1987-02-01), Burgess
patent: 4685033 (1987-08-01), Inoue
patent: 4706167 (1987-11-01), Sullivan
patent: 4716049 (1987-12-01), Patraw
patent: 4786952 (1988-11-01), MacIver et al.
patent: 4811082 (1989-03-01), Jacobs et al.
patent: 4897338 (1990-01-01), Spicciati et al.
patent: 4905124 (1990-02-01), Banjo et al.
patent: 4964212 (1990-10-01), Deroux-Dauphin et al.
patent: 4974120 (1990-11-01), Kodai et al.
patent: 4996391 (1991-02-01), Schmidt
patent: 5021047 (1991-06-01), Movern
patent: 5072075 (1991-12-01), Lee et al.
patent: 5081520 (1992-01-01), Yoshii et al.
patent: 5108553 (1992-04-01), Foster et al.
patent: 5110664 (1992-05-01), Nakanishi et al.
patent: 5191174 (1993-03-01), Chang et al.
patent: 5229550 (1993-07-01), Birdra et al.
patent: 5239448 (1993-08-01), Perkins et al.
patent: 5247429 (1993-09-01), Iwase et al.
patent: 5283459 (1994-02-01), Hirano et al.
patent: 5371654 (1994-12-01), Beaman et al.
patent: 5379191 (1995-01-01), Carey et al.
patent: 5404044 (1995-04-01), Booth et al.
patent: 5463253 (1995-10-01), Waki et al.
patent: 5474957 (1995-12-01), Urushima
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5508938 (1996-04-01), Wheeler
patent: 5530288 (1996-06-01), Stone
patent: 5531020 (1996-07-01), Durand et al.
patent: 5574309 (1996-11-01), Papapietro et al.
patent: 5581498 (1996-12-01), Ludwig et al.
patent: 5582858 (1996-12-01), Adamopoulos et al.
patent: 5616422 (1997-04-01), Ballard et al.
patent: 5637832 (1997-06-01), Danner
patent: 5674785 (1997-10-01), Akram et al.
patent: 5719749 (1998-02-01), Stopperan
patent: 5739579 (1998-04-01), Chiang et al.
patent: 5739581 (1998-04-01), Chillara
patent: 5739585 (1998-04-01), Akram et al.
patent: 5739588 (1998-04-01), Ishida et al.
patent: 5742479 (1998-04-01), Asakura
patent: 5774340 (1998-06-01), Chang et al.
patent: 5784259 (1998-07-01), Asakura
patent: 5798014 (1998-08-01), Weber
patent: 5822190 (1998-10-01), Iwasaki
patent: 5826330 (1998-10-01), Isoda et al.
patent: 5835355 (1998-11-01), Dordi
patent: 5847453 (1998-12-01), Uematsu et al.
patent: 5894108 (1999-04-01), Mostafazadeh et al.
patent: 5903052 (1999-05-01), Chen et al.
patent: 5936843 (1999-08-01), Ohshima et al.
patent: 5952611 (1999-09-01), Eng et al.
patent: 6004619 (1999-12-01), Dippon et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6021564 (2000-02-01), Hanson
patent: 6028364 (2000-02-01), Ogino et al.
patent: 6034427 (2000-03-01), Lan et al.
patent: 6040622 (2000-03-01), Wallace
patent: 6060778 (2000-05-01), Jeong et al.
patent: 6069407 (2000-05-01), Hamzehdoost
patent: 6072243 (2000-06-01), Nakanishi
patent: 6081036 (2000-06-01), Hirano et al.
patent: 6119338 (2000-09-01), Wang et al.
patent: 6122171 (2000-09-01), Akram et al.
patent: 6127250 (2000-10-01), Sylvester et al.
patent: 6127833 (2000-10-01), Wu et al.
patent: 6160705 (2000-12-01), Stearns et al.
patent: 6172419 (2001-01-01), Kinsman
patent: 6175087 (2001-01-01), Keesler et al.
patent: 6184463 (2001-02-01), Panchou et al.
patent: 6204453 (2001-03-01), Fallon et al.
patent: 6214641 (2001-04-01), Akram
patent: 6235554 (2001-05-01), Akram et al.
patent: 6239485 (2001-05-01), Peters et al.
patent: D445096 (2001-07-01), Wallace
patent: D446525 (2001-08-01), Okamoto et al.
patent: 6274821 (2001-08-01), Echigo et al.
patent: 6280641 (2001-08-01), Gaku et al.
patent: 6316285 (2001-11-01), Jiang et al.
patent: 6351031 (2002-02-01), Iijima et al.
patent: 6353999 (2002-03-01), Cheng
patent: 6365975 (2002-04-01), DiStefona et al.
patent: 6376906 (2002-04-01), Asai et al.
patent: 6392160 (2002-05-01), Andry et al.
patent: 6395578 (2002-05-01), Shin et al.
patent: 6405431 (2002-06-01), Shin et al.
patent: 6406942 (2002-06-01), Honda
patent: 6407341 (2002-06-01), Anstrom et al.
patent: 6407930 (2002-06-01), Hsu
patent: 6451509 (2002-09-01), Keesler et al.
patent: 6479762 (2002-11-01), Kusaka
patent: 6497943 (2002-12-01), Jimarez et al.
patent: 6517995 (2003-02-01), Jacobson et al.
patent: 6534391 (2003-03-01), Huemoeller et al.
patent: 6544638 (2003-04-01), Fischer et al.
patent: 6574106 (2003-06-01), Mori
patent: 6586682 (2003-07-01), Strandberg
patent: 6608757 (2003-08-01), Bhatt et al.
patent: 6660559 (2003-12-01), Huemoeller et al.
patent: 6715204 (2004-04-01), Tsukada et al.
patent: 6727645 (2004-04-01), Tsujimura et al.
patent: 6730857 (2004-05-01), Konrad et al.
patent: 6753612 (2004-06-01), Adae-Amoakoh et al.
patent: 6787443 (2004-09-01), Boggs et al.
patent: 6803528 (2004-10-01), Koyanagi
patent: 6815709 (2004-11-01), Clothier et al.
patent: 6815739 (2004-11-01), Huff et al.
patent: 6989593 (2006-01-01), Khan et al.
patent: 2002/0017712 (2002-02-01), Bessho et al.
patent: 2003/0128096 (2003-07-01), Mazzochette
patent: 05-109975 (1993-04-01), None
patent: 05-136323 (1993-06-01), None
patent: 07-017175 (1995-01-01), None
patent: 08-190615 (1996-07-01), None
patent: 10-334205 (1998-12-01), None

Affiliated with

Also associated with

Rating

Semiconductor package and substrate having multi-level vias does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor package and substrate having multi-level vias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package and substrate having multi-level vias will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3719969