Semiconductor device manufacturing: process – Semiconductor substrate dicing
Reexamination Certificate
2007-04-23
2010-10-19
Nguyen, Ha Tran T (Department: 2829)
Semiconductor device manufacturing: process
Semiconductor substrate dicing
C438S706000, C438S110000, C438S113000
Reexamination Certificate
active
07816235
ABSTRACT:
A semiconductor package includes a rewiring substrate and a semiconductor chip. The semiconductor chip includes: a first face with an active surface including integrated circuit devices and chip contact pads, a second face lying in a plane essentially parallel to the first face and side faces. Each side face of the semiconductor chip lies in a plane essentially perpendicular to the first and second faces. At least one edge between two mutually essentially perpendicular faces of the semiconductor chip includes a surface.
REFERENCES:
patent: 6049124 (2000-04-01), Raiser et al.
patent: 6791197 (2004-09-01), Katz
patent: 6908784 (2005-06-01), Farnworth et al.
patent: 2002/0013061 (2002-01-01), Siniaguine et al.
patent: 2002/0089054 (2002-07-01), Fukasawa et al.
patent: 2003/0062613 (2003-04-01), Masumoto et al.
patent: 2004/0130004 (2004-07-01), Kurosawa
patent: 2006/0055055 (2006-03-01), Gross
patent: 2006/0088954 (2006-04-01), Bauer et al.
patent: 1484790 (2004-08-01), None
patent: 03056613 (2003-07-01), None
Chan Kai Chong
Lee Charles Wee Ming
Ofner Gerald
Brown Valerie
Edell Shapiro & Finnan LLC
Infineon - Technologies AG
Nguyen Ha Tran T
LandOfFree
Semiconductor package and method for producing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package and method for producing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package and method for producing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4216206