Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-10-23
2004-09-07
Zarabian, Amir (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S348000, C257S349000, C257S350000, C257S351000, C257S352000, C257S353000, C257S354000
Reexamination Certificate
active
06787852
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to semiconductor-on-insulator (SOI) devices and methods of forming the same and, more particularly, to SOI devices and methods for forming which avoid or reduce floating body effects using a silicon-germanium/silicon heterojunction between the source/drain and the body of a transistor.
BACKGROUND ART
Traditional semiconductor-on-insulator (SOI) integrated circuits typically have a silicon substrate having a buried oxide (BOX) layer disposed thereon. A silicon active layer is disposed on the BOX layer. Within the active layer, active devices, such as transistors, are formed in active regions. The size and placement of the active regions are defined by shallow trench isolation (STI) regions. As a result of this arrangement, the active devices are isolated from the substrate by the BOX layer. In addition, a body region of each SOI transistor does not have body contacts and is therefore “floating.”
SOI chips offer potential advantages over bulk chips for the fabrication of high performance integrated circuits for digital circuitry. Such digital circuitry is typically made from partially-depleted metal oxide semiconductor field effect transistors (MOSFETs). In such circuits, dielectric isolation and reduction of parasitic capacitance improve circuit performance, and virtually eliminate latch-up in CMOS circuits. In addition, circuit layout in SOI can be greatly simplified and the packing density greatly increased since.
However, MOSFETs on SOI materials are known to exhibit parasitic effects due to the presence of the floating body. These effects are known as floating body effects and may result in undesirable performance in SOI devices. It will be appreciated from the foregoing that a need exists for SOI MOSFETs having reduced floating body effects.
SUMMARY OF THE INVENTION
According to one aspect of the invention, the invention is a semiconductor-on-insulator (SOI) device. The SOI includes a substrate having a buried oxide layer disposed thereon; and an active layer disposed on the buried oxide layer, the active layer having an active region defined by isolation regions, the active region having a source and a drain with a body disposed therebetween. Each of the source and the drain have a silicon extension, each extension respectively forming a portion of a source/body junction and a drain/body junction; and a selectively grown silicon-germanium region disposed under an upper layer of selectively grown silicon, the silicon-germanium regions forming heterojunction portions respectively along the source/body junction and the drain/body junction, wherein an upper surface of each silicon-germanium region has a height equal to or lower than a junction depth of the source and drain extensions.
According to another aspect of the invention, the invention is a semiconductor-on-insulator (SOI) device. The SOI device includes a substrate having a buried oxide layer disposed thereon; and an active layer disposed on the buried oxide layer, the active layer having an active region defined by isolation regions, the active region having a source and a drain with a body disposed therebetween. One of the source or the drain has a silicon extension, the extension respectively forming a portion of a junction with the body; and a selectively grown silicon-germanium region disposed under an upper layer of selectively grown silicon, the silicon-germanium region forming a heterojunction portion along the junction with the body, wherein an upper surface of the silicon-germanium region has a height equal to or lower than a junction depth of the extension.
REFERENCES:
patent: 5168072 (1992-12-01), Moslehi
patent: 5234535 (1993-08-01), Beyer et al.
patent: 5359219 (1994-10-01), Hwang
patent: 5438015 (1995-08-01), Lur
patent: 5461243 (1995-10-01), Ek et al.
patent: 5461250 (1995-10-01), Burghartz et al.
patent: 5583059 (1996-12-01), Burghartz
patent: 5683934 (1997-11-01), Candelaria
patent: 5686735 (1997-11-01), Sim
patent: 5698869 (1997-12-01), Yoshimi et al.
patent: 5714777 (1998-02-01), Ismail et al.
patent: 5847419 (1998-12-01), Imai et al.
patent: 5906951 (1999-05-01), Chu et al.
patent: 5963817 (1999-10-01), Chu et al.
patent: 5970351 (1999-10-01), Takeuchi
patent: 5998807 (1999-12-01), Lustig et al.
patent: 6048756 (2000-04-01), Lee et al.
patent: 6059895 (2000-05-01), Chu et al.
patent: 6271551 (2001-08-01), Schmitz et al.
patent: 6300182 (2001-10-01), Yu
patent: 6333235 (2001-12-01), Lee et al.
patent: 6352882 (2002-03-01), Assaderaghi et al.
patent: 6369438 (2002-04-01), Sugiyama et al.
patent: 6372593 (2002-04-01), Hattori et al.
patent: 6424011 (2002-07-01), Assaderaghi et al.
patent: 6441435 (2002-08-01), Chan
patent: 6495887 (2002-12-01), Krishnan et al.
patent: 6544854 (2003-04-01), Puchner et al.
patent: 6723621 (2004-04-01), Cardone et al.
patent: 2002/0072155 (2002-06-01), Liu et al.
patent: 2004/0075143 (2004-04-01), Bae et al.
patent: 2000-286420 (2000-10-01), None
Choi “30 nm Ultra-thin Body SOI MOSFET with Selectively Deposited Ge Raised S/D”, 2000, IEEE, pp. 23-24.
van Bentum Ralf
Yu Bin
Advanced Micro Devices , Inc.
Renner , Otto, Boisselle & Sklar, LLP
Soward Ida M.
LandOfFree
Semiconductor-on-insulator (SOI) device having source/drain... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor-on-insulator (SOI) device having source/drain..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor-on-insulator (SOI) device having source/drain... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3194575