Semiconductor memory having variable memory size and method...

Static information storage and retrieval – Read/write circuit – Data refresh

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S236000, C365S239000

Reexamination Certificate

active

07095670

ABSTRACT:
A semiconductor memory device is operable in a full capacity mode and at least one reduced capacity mode, and includes a memory array having a plurality of memory blocks, each of the memory blocks having at least one word line. An address generation circuit generates a first multi-bit address signal having a logic value which is sequentially incremented by one during each of successive refresh periods. An address sorting circuit receives the first multi-bit address signal and outputs a second multi-bit address signal in which one or more least significant bits of the first multi-bit address signal are arranged in the second multi-bit address signal to indicate a memory block of the memory array, and in which remaining bits of the first multi-bit address signal are arranged in the second multi-bit address to indicate a word line within the selected memory block. The word lines of the memory array are refreshed according to the second multi-bit address signal.

REFERENCES:
patent: 5890198 (1999-03-01), Pawlowski
patent: 6137743 (2000-10-01), Kim
patent: 6570801 (2003-05-01), Yoshida et al.
patent: 6754126 (2004-06-01), Yamaguchi et al.
patent: 100276386 (2000-09-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory having variable memory size and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory having variable memory size and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having variable memory size and method... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3705183

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.