Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2006-07-11
2006-07-11
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S201000, C365S230030
Reexamination Certificate
active
07075836
ABSTRACT:
A semiconductor memory having a plurality of normal memory blocks and a redundant memory block, has a redundant replacement memory that stores identification information for a normal memory block that is a replacement target; a select signal generation unit that generates a block select signal on the basis of the redundant replacement memory identification information in response to a memory reset signal that is inputted to a reset terminal; and a memory block selection unit that selects the redundant memory block and enables input/output access thereto in place of the replacement-target normal memory block on the basis of the block select signal, wherein the memory block selection unit selects the redundant memory block in place of any normal memory block in response to a redundant select signal which is inputted to the reset terminal and differs from the memory reset signal.
REFERENCES:
patent: 5930183 (1999-07-01), Kojima et al.
patent: 6741509 (2004-05-01), Kato et al.
patent: 6754115 (2004-06-01), Sugita
patent: 6999357 (2006-02-01), Tanishima et al.
patent: 05-307896 (1993-11-01), None
patent: 06-243698 (1994-09-01), None
patent: 10-334689 (1998-12-01), None
LandOfFree
Semiconductor memory having testable redundant memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory having testable redundant memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having testable redundant memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3559625