Semiconductor memory having memory cell units each including cas

Details Semiconductor memory having memory cell units each including cas Semiconductor memory having memory cell units each including cas

1992-02-10

1994-08-23

LaRoche, Eugene R.

Static information storage and retrieval

Systems using particular element

Capacitors

365102, 365174, G11C 1124, G11C 1134

Patent

active

053413261

ABSTRACT:
A semiconductor memory cell comprises a cascade gate including a plurality of cascade-connected MOS transistors and having one end connected to a first node, and a plurality of capacitors for data storage connected at one end to the MOS transistors, respectively at the end remote from the node, and there is a predetermined regulation in relation of the capacitance of the capacitors.

REFERENCES:
patent: 4225945 (1980-09-01), Kuo
patent: 4593382 (1986-06-01), Fujishima et al.
patent: 4648073 (1987-05-01), Kenney
patent: 4669063 (1987-05-01), Kirsch
patent: 4758987 (1988-07-01), Sakui
patent: 4943944 (1990-07-01), Sakui et al.
patent: 4980863 (1990-12-01), Ogihara
patent: 5025294 (1991-06-01), Ema
patent: 5051954 (1991-09-01), Toda et al.
patent: 5079746 (1992-01-01), Sato
patent: 5091761 (1992-02-01), Hiraiwa et al.
patent: 5172198 (1992-12-01), Aritome et al.
patent: 5184326 (1993-02-01), Hoffmann et al.
Ohta et al., "Quadruply Self-Aligned Stacked High-Capacitance RAM Using Ta.sub.2 O.sub.5 High Density VLSI Dynamic Memory", IEEE Transactions on Electron Devices, vol. ED-29, No. 3, Mar. 1982, pp. 368-376.
Kimura, et al., "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture," ISSCC 91, pp. 106-107, Feb. 14, 1991.
Arimoto et al., "A Circuit Design of Intelligent CDRAM wtih Automatic Write Back Capability", 1990 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 79-80.
Shah et al., "A 4Mb DRAM with Cross-point Trench Transistor Cell", 1986 ISSCC Digest of Technical Papers, pp. 268-269.
Ema et al., "3-Dimensional Stacked Capacitor Cell for 16M AND 64M DRAMs", 1988 IEDM Technical Digest, pp. 592-595.
Watanabe et al., "Stacked Capacitor Cells for High-density dynamic RAMs", 1988 IEDM Technical Digest, pp. 600-603.
Sunouchi et al., "A Surrounding Gate Transistor (SGT) Cell for 64/256 MBit DRAMS", 1989 IEDM Technical Digest, pp. 23-26.
Fujishima et al., "A Storage-Node-Boosted RAM with Word-Line Delay Compensation", IEEE Journal of Solid State Circuits, vol. SC-17, No. 5, pp. 872-875, Oct. 1982.
Ohta et al., "A Novel Memory Cell Architecture for High-Density DRAMs", 1989 Symposium of VLSI Circuits, Digest of Tech. Papers, pp. 101-102.

Affiliated with

Also associated with

Rating

Semiconductor memory having memory cell units each including cas does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory having memory cell units each including cas, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having memory cell units each including cas will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-507718