Semiconductor memory having load devices controlled by a write s

Details Semiconductor memory having load devices controlled by a write s Semiconductor memory having load devices controlled by a write s

1985-04-18

1987-05-12

Moffitt, James W.

Static information storage and retrieval

Read/write circuit

For complementary information

365194, 365203, 365227, G11C 700

Patent

active

046655077

ABSTRACT:
To reduce the power dissipation of a static random access memory, a write enable signal is applied to the gates of load MOS transistors on bit lines which are connected to a memory cell. During the write-in time, the load MOS transistors are turned off so as to prevent as electric current from flowing from a power source into the earth through the memory cell.

REFERENCES:
patent: 4300213 (1981-11-01), Tanimura et al.

Affiliated with

Also associated with

Rating

Semiconductor memory having load devices controlled by a write s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory having load devices controlled by a write s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having load devices controlled by a write s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1806080