Semiconductor memory having control means for preventing unautho

Static information storage and retrieval – Read/write circuit – Erase

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365195, 365228, 3642466, 36424691, 364DIG1, G06F 1200, G11C 1100

Patent

active

050848437

ABSTRACT:
A volatile storage circuit for latching data is disposed outside a non-volatile memory array. Before a bulk erase of the memory array, some of the data items contained therein are transferred to and held by the storage circuit. The data items thus saved are rewritten to the non-volatile memory array after the bulk erase, or alternatively, on the basis of control data items transferred to the storage circuit, only regions designated by these data items are subjected to the bulk erase. Thus, in case of a bulk erase of an EEPROM, some of the stored data items can be preserved, so as to prevent illicit use of and maintain the integrity of the preserved data. Also the testing time of the data rewritten to the memory array is reduced because of the elimination of the need to test the memory area containing the preserved data in that only the integrity of the memory area containing data sourced externally need be tested.

REFERENCES:
patent: 4130890 (1978-12-01), Adam
patent: 4408306 (1983-10-01), Kuo
patent: 4447887 (1984-05-01), Imazeki et al.
patent: 4482047 (1984-01-01), Hayn et al.
patent: 4506322 (1985-03-01), Leigh
patent: 4521852 (1985-06-01), Guttag
patent: 4686620 (1987-08-01), Ng
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4744062 (1988-05-01), Nakamura et al.
patent: 4752871 (1988-06-01), Sparks et al.
patent: 4802117 (1989-01-01), Chrosny et al.
patent: 4821240 (1989-04-01), Nakamura et al.
patent: 4829469 (1989-05-01), Germaine et al.
patent: 4849942 (1989-07-01), Farrugia
patent: 4860228 (1989-08-01), Carroll
patent: 4926388 (1990-05-01), Kunita et al.
patent: 4931993 (1990-06-01), Urushima
patent: 4931997 (1990-06-01), Mitsuishi et al.
patent: 4975878 (1990-12-01), Boddu et al.
"Hitachi Hyoron (Hitachi Review)", vol. 68, No. 7, pp. 75-78, Issued on Jul. 25, 1986 by Hitachi Kyoron Sha.
Larry Goss et al., "On-Chip EEPROM Makes .mu.C Easy to Reprogram", Electronic Design, Mar. 3, 1983, pp. 123-128.
Yoshiaki Kamigaki et al., "64 kbit CMOS EEPROM `HN58C65`", Hitachi Review, vol. 35, (1986), No. 5, pp. 267-270.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory having control means for preventing unautho does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory having control means for preventing unautho, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having control means for preventing unautho will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1865156

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.