Semiconductor memory having an improved test circuit

Details Semiconductor memory having an improved test circuit Semiconductor memory having an improved test circuit

1998-07-31

2000-05-09

Nguyen, Tan T.

Static information storage and retrieval

Read/write circuit

Testing

365194, 365233, G11C 2900

Patent

active

060612827

ABSTRACT:
In a semiconductor memory including a memory core and a logic circuit which operate in synchronism with a clock signal, in a normal operation, a data signal outputted from the memory core is latched in a latch circuit provided in the logic circuit in synchronism with a rising edge of the signal which is in the same phase as that of the clock signal. In a test mode, the data signal outputted from the memory core is latched in the latch circuit in synchronism with the rising edge of the signal which is in the phase opposite to that of the clock signal. Therefore, in the test mode, if a high level width or a low level width of the clock signal is changed without changing the frequency of the clock signal, it is possible to measure a delay time on a memory data signal line from the memory core to the logic circuit without elevating the frequency of the clock signal.

REFERENCES:
patent: 5757705 (1998-05-01), Manning
patent: 5805514 (1998-09-01), Iwakiri
patent: 5825712 (1998-10-01), Higashi et al.

Affiliated with

Also associated with

Rating

Semiconductor memory having an improved test circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory having an improved test circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having an improved test circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1071579