Semiconductor memory having a plurality of ports

Details Semiconductor memory having a plurality of ports Semiconductor memory having a plurality of ports

1990-12-04

1993-03-02

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

Including signal clamping

36523005, G11C 700

Patent

active

051915537

ABSTRACT:
This invention discloses a static random access memory having a plurality of data writing/reading ports, including a pair of bit lines of a first port and a pair of bit lines of second port, a memory cell for storing and outputting data, a bit line sense amplifier for sensing and amplifying data from the memory cell, a first transfer gate arranged between a first node of the memory cell and a first bit line of the first port, a second transfer gate arranged between a second node of the memory cell and the second bit line of the first port, a third transfer gate arranged between the first node of the memory cell and the first bit line of the second port, and a fourth transfer gate arranged between the second node of the memory cell and the second bit line of the second port, a drain source transconductance of the third and fourth transfer gates being larger than a drain-source transconductance of the first and second transfer gates, first and second base ground circuits, arranged between the bit line sense amplifier of the first port and the first bit line and between the bit line sense amplifier of the first port and the second bit line, for clamping a potential of each of the first pair of bit lines to a predetermined level upon start of a read operation of data.

REFERENCES:
patent: 4694429 (1987-09-01), Tanaka et al.
patent: 4785427 (1988-11-01), Young
patent: 4829477 (1989-05-01), Suzuki et al.
patent: 4833649 (1989-05-01), Greub
patent: 5016214 (1991-05-01), Laymoun
patent: 5124950 (1992-06-01), Fukushi et al.
patent: 5132936 (1992-07-01), Keswick et al.
1989 Symposium on VLSI Circuits, Digest of Technical Papers (IEEE Cat. No. 89 TH 0262-6, JSAP Cat. No. AP891216), 6-1 (pp. 67-68), A 4ns 16k BiCMOS SRAM, W. Heimsch et al., May 25-27, 1989.
Kevin J. O'Connor, "The Twin-Port Memory Cell", IEEE Journal of Solid State Circuit, vol. SC-22, No. 5, Oct. 1987, pp. 712-720.
"Double Port RAM in CMOS Technology", IBM Technical Disclosure Bulletin, vol. 28, No. 4, Sep. 1985, pp. 1613-1614.

Affiliated with

Also associated with

Rating

Semiconductor memory having a plurality of ports does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory having a plurality of ports, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having a plurality of ports will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-131675