Semiconductor memory devices having signal delay controller...

Details Semiconductor memory devices having signal delay controller... Semiconductor memory devices having signal delay controller...

2006-02-09

2009-10-06

Le, Vu A (Department: 2824)

Static information storage and retrieval

Read/write circuit

Signals

C365S230060, C365S189170

Reexamination Certificate

active

07599234

ABSTRACT:
A semiconductor memory device may have a memory cell array with respective memory cells disposed at intersections of rows and columns. The semiconductor memory device may also include at least one decoder and at least one delay controller. The decoder may select a row or column of the memory cell. The signal delay controller may control a delay of an activation signal applied to the row or column by the at least one decoder based on at least one of a position of the at least one memory cell associated with the selected row or column and a line loading capacitance value of the selected memory cell.

REFERENCES:
patent: 5357479 (1994-10-01), Matsui
patent: 5373471 (1994-12-01), Saeki et al.
patent: 6765830 (2004-07-01), Huang et al.
patent: 7230862 (2007-06-01), Kim et al.
patent: 2001/0036111 (2001-11-01), Hammond
patent: 2002/0006070 (2002-01-01), Braceras et al.
patent: 2003/0058698 (2003-03-01), Mueller et al.
patent: 2004/0218444 (2004-11-01), Sawhney
patent: 2005/0036400 (2005-02-01), Chen

Affiliated with

Also associated with

Rating

Semiconductor memory devices having signal delay controller... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory devices having signal delay controller..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory devices having signal delay controller... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4140049