Semiconductor memory device with stacked control transistors

Details Semiconductor memory device with stacked control transistors Semiconductor memory device with stacked control transistors

2005-09-29

2008-11-18

Nguyen, VanThu (Department: 2824)

Static information storage and retrieval

Systems using particular element

Resistive

C365S063000, C365S163000, C365S242000, C438S095000

Reexamination Certificate

active

07453716

ABSTRACT:
In a semiconductor memory device and method, phase-change memory cells are provided, each including a plurality of control transistors formed on different layers and variable resistance devices formed of a phase-change material. Each phase-change memory cell includes a plurality of control transistors formed on different layers, and a variable resistance device formed of a phase-change material. In one example, the number of the control transistors is two. The semiconductor memory device includes a global bit line; a plurality of local bit lines connected to or disconnected from the global bit line via local bit line selection circuits which correspond to the local bit lines, respectively; and a plurality of phase-change memory cell groups storing data while being connected to the local bit lines, respectively. Each of the phase-change memory cells of each of the phase-change memory cell groups comprises a plurality of control transistors formed on different layers, and a variable resistance device formed of a phase-change material. In addition, the semiconductor memory device has a hierarchical bit line structure that uses a global bit line and local bit lines. Accordingly, it is possible to increase both the integration density of the semiconductor memory device and the amount of current flowing through each of the phase-change memory cells.

REFERENCES:
patent: 4119924 (1978-10-01), Ahmed
patent: 5010520 (1991-04-01), Minagawa et al.
patent: 5686335 (1997-11-01), Wuu et al.
patent: 5883827 (1999-03-01), Morgan
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6480438 (2002-11-01), Park
patent: 6487113 (2002-11-01), Park et al.
patent: 6775176 (2004-08-01), Kihara
patent: 6862214 (2005-03-01), Lee et al.
patent: 6937505 (2005-08-01), Morikawa
patent: 7002837 (2006-02-01), Morimoto
patent: 7061790 (2006-06-01), Morimoto et al.
patent: 7286394 (2007-10-01), Ooishi
patent: 7309885 (2007-12-01), Park et al.
patent: 7345899 (2008-03-01), Nirschl et al.
patent: 2004/0029310 (2004-02-01), Bernds et al.
patent: 2005/0030787 (2005-02-01), Lowrey et al.
patent: 2005/0030800 (2005-02-01), Johnson et al.
patent: 2006/0077737 (2006-04-01), Ooishi
patent: 2007/0034908 (2007-02-01), Cho et al.
patent: 2007/0268742 (2007-11-01), Liu

Affiliated with

Also associated with

Rating

Semiconductor memory device with stacked control transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with stacked control transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with stacked control transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4050611