Semiconductor memory device with split read data bus system

Details Semiconductor memory device with split read data bus system Semiconductor memory device with split read data bus system

1992-10-09

1994-06-07

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

36523003, 365 63, G11C 1300

Patent

active

053195957

ABSTRACT:
Accessed data bits are developed by a sense amplifier unit for driving one of data bus sub-systems associated with a part of a memory cell array, and a data line selecting unit causes output data circuits to be responsive to the accessed data bits on the selected data bus subsystem only, whereby the sense amplifier unit allows the accessed data bits to be propagated at high speed because of reduction of parasitic capacitance.

REFERENCES:
patent: 4554646 (1985-11-01), Yoshimoto et al.
patent: 4935901 (1990-06-01), Sasaki et al.
patent: 5172335 (1992-12-01), Sasaki et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device with split read data bus system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with split read data bus system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with split read data bus system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-798737