Semiconductor memory device with single data line pair shared be

Details Semiconductor memory device with single data line pair shared be Semiconductor memory device with single data line pair shared be

1993-06-02

1995-02-21

Nguyen, Viet Q.

Static information storage and retrieval

Read/write circuit

Plural use of terminal

36518901, 36523001, 36523003, 36523006, 36523008, G11C 700, G11C 1134

Patent

active

053922425

ABSTRACT:
A dynamic random access memory device has a data line pair shared between a plurality of memory cell arrays, and a column address decoder unit allows one of column selectors to couple one of the associated bit line pairs with the shared data line pair so that the data line pair is not increased together with the memory capacity.

REFERENCES:
patent: 4780852 (1988-10-01), Kajigaya et al.
patent: 4855957 (1989-08-01), Nagami
patent: 4899310 (1990-02-01), Baba et al.
patent: 4931994 (1990-06-01), Matsui et al.
patent: 4958326 (1990-09-01), Sakurai
patent: 5014246 (1991-05-01), Komatsu et al.
patent: 5166900 (1992-11-01), Kondo
patent: 5243558 (1993-09-01), Saeki
patent: 5272677 (1993-12-01), Yamamura
"A 256K Dynamic RAM with Page-Nibble Mode" by IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983, pp. 470-477.

Affiliated with

Also associated with

Rating

Semiconductor memory device with single data line pair shared be does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with single data line pair shared be, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with single data line pair shared be will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1940213