Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1992-07-22
1993-10-19
Dixon, Joseph L.
Static information storage and retrieval
Read/write circuit
Bad bit
365 63, 3652257, 36523003, 36523006, G11C 800, G11C 1140
Patent
active
052552284
ABSTRACT:
In a memory device, if there is a defective column among the memory cell columns in the memory cell array, all of the bit lines sharing the same I/O data lines as such a defective column are separated from the I/O data line regardless of the column address, and instead a group of spare bit lines disposed corresponding to each column address and selected according to the column addresses is electrically connected to the I/O data line. In this structure, the bit lines are disposed by dividing into corresponding I/O data line, and if there are defects extending in two or more columns, as long as they are within a block of the same I/O data line, all of the defective memory cells can be replaced by the memory cells in the spare column. Therefore, while minimizing the increase of chip area and lowering of operating speed in the multiple-bit organized memories, a redundancy circuit having a high defect repair efficiency may be realized.
REFERENCES:
patent: 4485459 (1984-11-01), Venkateswaran
patent: 4573146 (1986-02-01), Graham et al.
patent: 4599709 (1986-07-01), Clemons
patent: 4603404 (1986-07-01), Yamauchi et al.
Hatta Junko
Hatta Minoru
Dixon Joseph L.
Lane Jack A.
Matsushita Electronics Corporation
LandOfFree
Semiconductor memory device with redundancy circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with redundancy circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with redundancy circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1357591