Semiconductor memory device with reduced chip area and...

Static information storage and retrieval – Addressing – Plural blocks or banks

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S200000, C365S203000

Reexamination Certificate

active

06944085

ABSTRACT:
A redundancy circuit embedded in the semiconductor memory device includes a sector selector and a bit line selector. The bit line selector repairs defective bit lines and the sector selector repairs defective global bit lines and selectively repairs defective bit lines. The sector selector includes a fixed address cell storage box for storing addresses of the defective bit lines and a flexible address cell storage box for storing addresses of the defective global bit lines. The circuit area is minimized since the coding unit corresponding to a sector address is not included in the bit line selector. The repair rate of defective bit lines is improved since the sector selector operates selectively as the bit line selector.

REFERENCES:
patent: 5596536 (1997-01-01), Koh
patent: 6154389 (2000-11-01), Chung et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device with reduced chip area and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with reduced chip area and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with reduced chip area and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3380324

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.