Static information storage and retrieval – Read/write circuit – Including signal comparison
Reexamination Certificate
2011-08-02
2011-08-02
Luu, Pho M (Department: 2824)
Static information storage and retrieval
Read/write circuit
Including signal comparison
C365S189090, C365S211000, C365S222000
Reexamination Certificate
active
07990776
ABSTRACT:
A semiconductor memory device, which performs a refresh operation, includes: a temperature sensing unit for measuring temperature and for generating a temperature controlled voltage and a reference current based on the measured temperature; an analog-digital conversion unit for converting the temperature controlled voltage to an N-bit digital signal; a refresh control unit for generating a refresh signal in response to the N-bit digital signal, wherein, a period of the refresh signal is controlled based on the N-bit digital signal.
REFERENCES:
patent: 5532968 (1996-07-01), Lee
patent: 5784328 (1998-07-01), Irrinki et al.
patent: 7027343 (2006-04-01), Sinha et al.
patent: 7460394 (2008-12-01), Happ et al.
patent: 7623401 (2009-11-01), Philipp et al.
patent: 2002/0180543 (2002-12-01), Song et al.
patent: 2003/0081486 (2003-05-01), Yamauchi et al.
patent: 03-207084 (1991-09-01), None
patent: 07-296582 (1995-11-01), None
patent: 2002-323384 (2002-11-01), None
patent: 100200723 (1999-03-01), None
patent: 1020020002509 (2002-01-01), None
patent: 1020020091657 (2002-12-01), None
Hong Sang-Hoon
Kim Se-Jun
Ko Jae-bum
Hynix / Semiconductor Inc.
Kilpatrick Townsend & Stockton LLP
Luu Pho M
LandOfFree
Semiconductor memory device with optimum refresh cycle... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with optimum refresh cycle..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with optimum refresh cycle... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2634581