Semiconductor memory device with on-die termination circuit

Details Semiconductor memory device with on-die termination circuit Semiconductor memory device with on-die termination circuit

2006-12-26

2006-12-26

Le, Don (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S027000, C326S083000

Reexamination Certificate

active

07154295

ABSTRACT:
An on-die termination circuit, which is coupled to a pad and included in a semiconductor memory device, for reducing an interference caused by a signal reflection phenomenon, includes a pull-up block coupled between an output node and a supply voltage; a pull-down block coupled between the output node and a ground; and a control block for receiving an ODT control signal to simultaneously activate the pull-up block and the pull-down block.

REFERENCES:
patent: 6501293 (2002-12-01), Braceras et al.
patent: 6571376 (2003-05-01), Levin et al.
patent: 6711027 (2004-03-01), McCall et al.
patent: 6762620 (2004-07-01), Jang et al.
patent: 6809546 (2004-10-01), Song et al.
patent: 6856164 (2005-02-01), Park et al.
patent: 6980022 (2005-12-01), Shumarayev et al.
patent: 7034565 (2006-04-01), Lee
patent: 2004/0100837 (2004-05-01), Lee
patent: 2004/0141391 (2004-07-01), Lee et al.
patent: 2004/0228196 (2004-11-01), Kwak et al.
patent: 2005/0231230 (2005-10-01), Na et al.
patent: 2004-310981 (2004-11-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device with on-die termination circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with on-die termination circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with on-die termination circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3688511