Semiconductor memory device with noise immunity

Details Semiconductor memory device with noise immunity Semiconductor memory device with noise immunity

1991-07-15

1994-06-07

Mottola, Steven

Static information storage and retrieval

Read/write circuit

Noise suppression

365214, G11C 702

Patent

active

053196007

ABSTRACT:
A semiconductor integrated circuit device chip mounts a group of voltage amplifier circuits and a group of output transistors on the surface thereof. The group of voltage amplifier circuits are arranged at an area remote from the group of output transistors on the chip to prevent the voltage amplifiers from operating erroneously due to a potential variation caused by a switching operation of the output transistors.

REFERENCES:
patent: 4539658 (1985-09-01), Shimohigashi et al.
patent: 4811303 (1989-03-01), Hirai
patent: 4943949 (1990-07-01), Yanaguchi et al.
patent: 5160861 (1992-11-01), Lee

Affiliated with

Also associated with

Rating

Semiconductor memory device with noise immunity does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with noise immunity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with noise immunity will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-798798