Semiconductor memory device with improved bit line arrangement

Details Semiconductor memory device with improved bit line arrangement Semiconductor memory device with improved bit line arrangement

1987-10-21

1989-10-03

Moffitt, James W.

Static information storage and retrieval

Read/write circuit

Including signal comparison

365 51, 365149, 365208, 365210, G11C 700

Patent

active

048721425

ABSTRACT:
A dynamic type semiconductor memory device with an improved bit line arrangement is disclosed. The memory device comprises at least first and second pairs of bit lines and a sense amplifier having a pair of input terminals to which one pair of bit lines among the first and second bit line pairs are selectively connected, and is featured in that the bit lines of the first bit line pair and the bit lines of the second bit line pair are alternately arranged in parallel.

REFERENCES:
patent: 4367540 (1983-01-01), Shimohigashi
patent: 4581720 (1986-04-01), Takemae
patent: 4636985 (1987-01-01), Aoki et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device with improved bit line arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with improved bit line arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with improved bit line arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-668575