Error detection/correction and fault detection/recovery – Pulse or data error handling – Error count or rate
Reexamination Certificate
2008-09-30
2011-12-13
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error count or rate
Reexamination Certificate
active
08078923
ABSTRACT:
This disclosure concerns a memory including: a first memory region including memory groups including a plurality of memory cells, addresses being respectively allocated for the memory groups, the memory groups respectively being units of data erase operations; a second memory region temporarily storing therein data read from the first memory region or temporarily storing therein data to be written to the first memory region; a read counter storing therein a data read count for each memory group; an error-correcting circuit calculating an error bit count of the read data; and a controller performing a refresh operation, in which the read data stored in one of the memory groups is temporarily stored in the second memory region and is written back the read data to the same memory group, when the error bit count exceeds a first threshold or when the data read count exceeds a second threshold.
REFERENCES:
patent: 4694454 (1987-09-01), Matsuura
patent: 5224105 (1993-06-01), Higley
patent: 5504760 (1996-04-01), Harari et al.
patent: 5671228 (1997-09-01), Nagashima
patent: 6898117 (2005-05-01), So et al.
patent: 7099190 (2006-08-01), Noguchi et al.
patent: 7447936 (2008-11-01), Shiota et al.
patent: 7453728 (2008-11-01), Noguchi et al.
patent: 7631228 (2009-12-01), Brittain et al.
patent: 7793172 (2010-09-01), Bruce et al.
patent: 2003/0033567 (2003-02-01), Tamura et al.
patent: 2005/0248999 (2005-11-01), Tamura et al.
patent: 2006/0158948 (2006-07-01), Fuji
patent: 2007/0091678 (2007-04-01), Kato et al.
patent: 2008/0229164 (2008-09-01), Tamura et al.
patent: 2009/0010048 (2009-01-01), Fuji
patent: 2009/0055680 (2009-02-01), Honda et al.
patent: 0 713 303 (1996-05-01), None
patent: 2004 326867 (2004-11-01), None
Office Action issued Jan. 14, 2011 in Korea Application No. 10-2009-7017089 (With English Translation).
Hatsuda Kosuke
Nagadomi Yasushi
Takashima Daisaburo
Kabushiki Kaisha Toshiba
Kerveros James C
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
LandOfFree
Semiconductor memory device with error correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with error correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with error correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4271078