Semiconductor memory device with dummy cycle operation

Details Semiconductor memory device with dummy cycle operation Semiconductor memory device with dummy cycle operation

1992-01-23

1994-01-11

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Signals

365194, 365226, 365233, G11C 700

Patent

active

052787923

ABSTRACT:
A semiconductor memory device capable of internally generating a dummy cycle includes circuits for generating dummy cycle designation signals in response to at least one of predetermined external control signdlsircuits for generating a dummy cycle signal predetermined times in response to the output signal of such circuits. The dummy cycle signal drives a desired internal circuit. The internal and automatic generation of a dummy cycle signal allows a circuit in addition to an RAS related circuit to execute a dummy cycle. As a result, a semiconductor memory device having multi-function is allowed to reliably initialize a desired internal circuit without designing complicated timing and providing additional pin terminals.

REFERENCES:
patent: 4933902 (1990-06-01), Yamada et al.
Intel Corp., 8-Bit Embedded Controller Handbook, 1990, pp. 1-10.

Affiliated with

Also associated with

Rating

Semiconductor memory device with dummy cycle operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with dummy cycle operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with dummy cycle operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1635885