Static information storage and retrieval – Read/write circuit – Testing
Patent
1995-11-28
1996-11-26
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Testing
36518907, 371 212, G11C 700, G11C 2900
Patent
active
055792723
ABSTRACT:
The inputs of matching detection circuits 4i (i=0 to 3) is connected with each of one-bit data lines to one of a plurality of memory blocks 10 to 13, with its output connected to data terminal 2i. The input of distribution circuit 3i are connected to the data terminal 2i and its plurality of outputs, which are insulated from one another and output data corresponding to the data provided to the inputs are connected to the data lines that are connected to the inputs of the matching detection circuit 4i. A control circuit 16 that, during a data write in data compression test mode, invalidates the output from the matching detection circuit 4i to the data terminal 2i and validates outputs from the distribution circuit 3i to the data lines, and during a data read in the the data compression test mode, validates the output from the matching detection circuits 4i to the data terminal 2i and invalidates the outputs from the distribution circuits 3i to the data lines.
REFERENCES:
patent: 5016220 (1991-05-01), Yamagata
patent: 5355342 (1994-10-01), Ueoka
patent: 5400281 (1995-03-01), Morigami
patent: 5428575 (1995-06-01), Fudeyasu
patent: 5483493 (1996-01-01), Shin
Fujitsu Limited
Mai Son
Nelms David C.
LandOfFree
Semiconductor memory device with data compression test function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with data compression test function , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with data compression test function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1978423