Semiconductor memory device with configurable on-chip delay...

Details Semiconductor memory device with configurable on-chip delay... Semiconductor memory device with configurable on-chip delay...

2006-04-18

2006-04-18

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read/write circuit

Signals

C365S205000, C365S189110

Reexamination Certificate

active

07031207

ABSTRACT:
A semiconductor memory device has an array of memory cells for memorizing data, an address circuit responsive to an address signal for addressing a memory cell in the array, and a write circuit responsive to a write signal for writing the data into the addressed memory cell. A control circuit is provided for delaying an input timing of the write signal to the write circuit by a given delay amount so as to adjust a timing of writing the data after addressing the memory cell. The control circuit has a register and a variable delay. The register is capable of registering control data for setting the delay amount. The variable delay is provided for delaying the write signal by the set delay amount and outputting the delayed write signal to the write circuit.

REFERENCES:
patent: 6449204 (2002-09-01), Arimoto et al.
patent: 6563759 (2003-05-01), Yahata et al.
patent: 2002/0003747 (2002-01-01), Yahata
patent: 2002/0097623 (2002-07-01), Suzuki
patent: 8123838 (1996-05-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device with configurable on-chip delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with configurable on-chip delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with configurable on-chip delay... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3534311