Static information storage and retrieval – Read/write circuit
Patent
1991-05-31
1993-03-02
Bowler, Alyssa H.
Static information storage and retrieval
Read/write circuit
365210, 36518907, 3652335, G11C 700, G11C 11413, G11C 1606
Patent
active
051915529
ABSTRACT:
In a semiconductor memory device, a first load circuit is coupled with the column lines, first dummy cells are connected to a dummy column line, a second load circuit is connected to the dummy column line, a second dummy cell is connected to the dummy column line, and a sense amplifier senses the data stored in the memory cell in accordance with a potential difference between the column line and the dummy column line. In semiconductor memory devices thus arranged, the second dummy cell is set in an on state normally. The connection of the second dummy cell with the dummy line changes a current flowing to the dummy line at the time of row line switching, thereby to hold back a rise of the reference potential at the time of the row line switching.
REFERENCES:
patent: 4185321 (1978-03-01), Iwahashi et al.
patent: 4692902 (1984-09-01), Tanaka et al.
patent: 4761765 (1988-08-01), Hashimoto
patent: 4802138 (1989-01-01), Shimamune
patent: 4805143 (1989-02-01), Matsumoto et al.
patent: 4819212 (1989-04-01), Nakai et al.
patent: 4884241 (1989-11-01), Tanaka et al.
patent: 5040148 (1991-08-01), Nakai et al.
Iwahashi Hiroshi
Kanazawa Kazuhisa
Kumagai Shigeru
Nakai Hiroto
Sato Isao
Bowler Alyssa H.
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor memory device with address transition actuated dum does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with address transition actuated dum, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with address transition actuated dum will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-131664