Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2008-01-15
2008-01-15
Zarabian, Amir (Department: 2827)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S230060
Reexamination Certificate
active
07319631
ABSTRACT:
A semiconductor memory device having a stacked-bank architecture capable of activating the word lines coupled to memory cells selectively with respect to the memory banks is disclosed. The semiconductor memory device includes memory bank groups and a decoder unit. Each of the memory bank groups includes a plurality of memory banks arranged in a stacked-bank architecture. The decoder unit generates a decoded row address signal to individually select one of the memory banks in response to an external address signal under the control of an output enable signal. Accordingly, the semiconductor memory device having a stacked-bank architecture capable of activating the word lines coupled to memory cells selectively with respect to the memory banks has lower power consumption and operates stably against noise.
REFERENCES:
patent: 5702984 (1997-12-01), Bertin et al.
patent: 6075747 (2000-06-01), Won
patent: 6078542 (2000-06-01), Tomishima
patent: 6603683 (2003-08-01), Hsu et al.
patent: 2002/0191707 (2002-12-01), Lee
patent: 2003-007062 (2003-01-01), None
patent: 2000-0018314 (2000-04-01), None
F. Chau & Assoc. LLC
Lappas Jason
Samsung Electronics Co,. Ltd.
Zarabian Amir
LandOfFree
Semiconductor memory device with a stacked-bank architecture... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with a stacked-bank architecture..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with a stacked-bank architecture... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2749082