Semiconductor memory device including redundancy circuit

Details Semiconductor memory device including redundancy circuit Semiconductor memory device including redundancy circuit

1994-06-06

1995-02-21

Sikes, William L.

Static information storage and retrieval

Read/write circuit

Bad bit

36523003, 365207, 371 102, 371 103, G11C 700, G11C 800, G06F 1100

Patent

active

053922476

ABSTRACT:
An addressing system of redundancy word lines is provided independently of an addressing system of word lines in memory cell array blocks. Outputs of substitution circuits including redundancy selecting circuits and substitute address program circuits are applied as redundancy word line activating signals directly to the redundancy word lines not through decoders, respectively. An output of a normal memory cell nonselecting circuit is applied as a decoder inactivating signal to the decoders.

REFERENCES:
patent: 4406013 (1983-09-01), Reese et al.
patent: 4509147 (1985-04-01), Tanimura et al.
patent: 4547867 (1985-10-01), Reese et al.
patent: 4601019 (1986-07-01), Shah et al.
patent: 4727516 (1988-02-01), Yoshida et al.
patent: 4807191 (1989-02-01), Flannagan
patent: 5021944 (1991-06-01), Sasaki et al.
patent: 5060197 (1991-10-01), Park et al.
patent: 5126973 (1992-06-01), Gallia et al.
patent: 5163023 (1992-11-01), Ferris et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device including redundancy circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device including redundancy circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device including redundancy circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1940244