Static information storage and retrieval – Format or disposition of elements
Reexamination Certificate
2011-03-29
2011-03-29
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Format or disposition of elements
C365S226000, C365S233100, C365S236000, C365S199000
Reexamination Certificate
active
07916511
ABSTRACT:
A semiconductor memory device includes a plurality of memory chips each including a chip identification (ID) generation circuit. The chip ID generation circuits of the respective memory chips are operatively connected together in a cascade configuration, and the chip ID generation circuits are activated in response to application of a power supply voltage the memory device to sequentially generate respective chip ID numbers of the plurality of device chips
REFERENCES:
patent: 6749281 (2004-06-01), Asauchi
patent: 6991964 (2006-01-01), Matsuo et al.
patent: 7123497 (2006-10-01), Matsui et al.
patent: 2005/0082664 (2005-04-01), Funaba et al.
patent: 05-225116 (1993-09-01), None
patent: 2007-157266 (2007-06-01), None
patent: 10-0393214 (2003-07-01), None
Le Thong Q
Samsung Electronics Co,. Ltd.
Volentine & Whitt PLLC
LandOfFree
Semiconductor memory device including plurality of memory chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device including plurality of memory chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device including plurality of memory chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2675356