Semiconductor memory device including a data transfer circuit fo

Details Semiconductor memory device including a data transfer circuit fo Semiconductor memory device including a data transfer circuit fo

1994-12-14

1997-02-11

Gossage, Glenn

Static information storage and retrieval

Magnetic bubbles

Guide structure

36518905, 36523003, 395431, G06F 1300, G11C 1134

Patent

active

056030096

ABSTRACT:
A semiconductor memory device containing a cache includes a static random access memory (SRAM) as a cache memory, and a dynamic random access memory (DRAM) as a main memory. Collective transfer of data blocks is possible between the DRAM and the SRAM through a bi-directional data transfer gate circuit and through an internal data line. A DRAM row decoder and a DRAM column decoder are provided in the DRAM. A SRAM row decoder and an SRAM column decoder are provided in the SRAM. Addresses of the SRAM and DRAM can be independently applied. The data transfer gate includes a latch circuit for latching data from the SRAM, which serves as a high speed memory, an amplifier circuit and a gate circuit for amplifying data from the DRAM, which serves as a large capacity memory, and for transmitting the amplified data to the SRAM, and a gate circuit, responsive to a DRAM write enable signal for transmitting write data to corresponding memory cells of the DRAM. After the data of the SRAM has been latched by a latch circuit, write data is transmitted from the gate circuit to the DRAM, and the write data is transmitted to the SRAM through the amplifier circuit and the gate circuit.

REFERENCES:
patent: 4577293 (1986-03-01), Matick et al.
patent: 4731758 (1988-03-01), Lam et al.
patent: 4758987 (1988-07-01), Sakui
patent: 4829471 (1989-05-01), Banerjee et al.
patent: 4837746 (1989-06-01), Banerjee et al.
patent: 4849935 (1989-07-01), Miyazawa
patent: 4894770 (1990-01-01), Ward et al.
patent: 4926385 (1990-05-01), Fujishima et al.
patent: 5025421 (1991-06-01), Cho
patent: 5226009 (1993-07-01), Arimoto
patent: 5226147 (1993-07-01), Fujishima et al.
patent: 5249282 (1993-09-01), Segers
patent: 5269009 (1993-12-01), Herzl et al.
patent: 5280441 (1994-01-01), Wada et al.
1990 Symposium on VLSI Circuits, vol. 4, 1990, pp. 79-80, "A Circuit Design of Intelligent CDRAM With Automatic Write Back Capability", K. Arimoto et al.
IEEE Micro, vol. 10, No. 2, Apr. 1990, pp. 14-25, "The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory", H. Hidaka et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device including a data transfer circuit fo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device including a data transfer circuit fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device including a data transfer circuit fo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-350165