Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1989-02-22
1991-01-29
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Data refresh
36518904, 36518901, G11C 1300
Patent
active
049891839
ABSTRACT:
In a dynamic random access memory (DRAM), there is provided a refresh decision circuit which detects the external designation of a self refresh mode, in addition to a CAS before RAS refresh mode, by RAS and CAS signals. By detecting a time period of one cycle of the RAS, the self refresh mode is determined. As a result, the timing of change of the RAS signal is less restricted.
REFERENCES:
patent: 3737879 (1973-06-01), Greene et al.
patent: 4636989 (1987-01-01), Ikvzaki
Electronics and Communications in Japan: "A 64Kbit MOS Dynamic RAM with Auto/Self Regresh Functions", by M. Yamada et al., vol. 66-C, No. 1, 1983, pp. 103-110.
Dosaka Katsumi
Komatsu Takahiro
Konishi Yasuhiro
Kumanoya Masaki
Tobita Youichi
Fears Terrell W.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Semiconductor memory device improved for externally designating does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device improved for externally designating , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device improved for externally designating will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-819526