Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2004-12-28
2010-10-19
Kim, Matt (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C365S201000, C711SE12001
Reexamination Certificate
active
07818526
ABSTRACT:
A semiconductor memory device for measuring a data access time by controlling data output operation, including: a pipe latch control unit for generating an input control signal based on a test mode signal; a pipe latch unit for receiving data and controlling the data according to a CAS latency in synchronization with a clock signal at a normal mode or passing the data without synchronization with the clock signal at a test mode based on the input control signal; an output control unit for generating an output node control signal based on the test mode signal; and an output unit for controlling an output data outputted from the pipe latch means according to the CAS latency in synchronization with the clock signal at the normal mode or passing the output data without synchronization with the clock signal at the test mode based on the output node control signal.
REFERENCES:
patent: 5311473 (1994-05-01), McClure et al.
patent: 5361230 (1994-11-01), Ikeda et al.
patent: 5428622 (1995-06-01), Kuban et al.
patent: 5548560 (1996-08-01), Stephens et al.
patent: 5721740 (1998-02-01), Moon et al.
patent: 5825691 (1998-10-01), McClure
patent: 5864696 (1999-01-01), McClure
patent: 6006339 (1999-12-01), McClure
patent: 6111800 (2000-08-01), Allan et al.
patent: 6125421 (2000-09-01), Roy
patent: 6353565 (2002-03-01), Ito
patent: 6479363 (2002-11-01), Tanimura
patent: 6530040 (2003-03-01), Gradinariu et al.
patent: 6662315 (2003-12-01), Gradinariu et al.
patent: 6813203 (2004-11-01), Nakagawa
patent: 6853317 (2005-02-01), Kim et al.
patent: 2001/0020747 (2001-09-01), Eldridge et al.
patent: 2004/0004216 (2004-01-01), Eldridge et al.
patent: 2004/0081012 (2004-04-01), Setogawa
patent: 06-075022 (1994-03-01), None
patent: 06-088862 (1994-03-01), None
patent: 07-248356 (1995-09-01), None
patent: 2000-173295 (2000-06-01), None
patent: 2000-182399 (2000-06-01), None
Jang Ji-Eun
Park Kee-Teok
Chrzanowski Matthew R
Hynix / Semiconductor Inc.
IP & T Law Firm PLC
Kim Matt
LandOfFree
Semiconductor memory device having test mode for data access... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having test mode for data access..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having test mode for data access... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4191071