Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1998-05-28
1999-09-28
Nguyen, Tan T.
Static information storage and retrieval
Read/write circuit
Bad bit
36523006, G11C 700
Patent
active
059599081
ABSTRACT:
An OR circuit generates a spare word line group selection signal based on output signals of address coincidence detection circuits and the OR circuit generates an upper/low-order selection signal. A spare word line selecting signal generation circuit generates a spare word line selection signal based on the upper/low-order selection signal and common word line selection signal and a word line driving circuit substitutes the spare word line or lines in a redundancy memory cell array in the unit of lines smaller than the number of word lines constructing one word line group in the memory cell array according to the spare word line group selection signal and spare word line selection signal.
REFERENCES:
patent: 4752914 (1988-06-01), Nakano et al.
patent: 5047983 (1991-09-01), Iwai et al.
patent: 5267205 (1993-11-01), Hamada
patent: 5467457 (1995-11-01), Kohda et al.
patent: 5586075 (1996-12-01), Miwa
patent: 5703817 (1997-12-01), Shiratake et al.
Kubushiki Kaisha Toshiba
Nguyen Tan T.
LandOfFree
Semiconductor memory device having spare word lines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having spare word lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having spare word lines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-711285